PENGN Software Description
PENGN APL Programming
Software JEDEC File JPM File APL File BITMAP File JTAG String EPXxxxx FLEXlogic Device DATABASE JEDEC to PHYSICAL PROGRAMMING ALGORITHM PROGRAMMING or RECONFIGURATION VECTOR File
FLEXlogic
Prototyping Cable
-port N Hardware is connected to LPT1 or LPT2.
This option must be specified and only the values of 1 and 2 are val- id. These correspond to ports LPT1 and LPT2 respectively. -loc N Target device is located at position 0, 1, 2 ... N.
This option must be specified and refers to the physical location in the JTAG string where the target device exists. The value starts counting from 0. If a target device has its TDO line connected to the cable connection and not another device in the string, its location is 0. When using the starter kit, the location is always 0 or 1.
-pe -ps -re -rs
Program the devices’ EPROM Program the devices’ SRAM Read the devices’ EPROM Read the devices’ SRAM
Only one of these options must be specified. These determine what the action is to be. One of these is not necessary if option ‘-be’ or ‘-bs’ is specified.
-v Verify the programming of SRAM or EPROM.
This option may be omitted. When present and a program option has been selected, the software will perform verification of the download.
-sp S Set the devices’ Security Bits where S is ON or OFF.
This option may be omitted. When specified, the devices’ security bit(s) will be set to whether ON or OFF.
-be file[.bit] -bs file[.bit]
This option overrides any condition preset in the JEDEC file. Create a EPROM programming bit map file.
Create an SRAM programming bit map file.
These options may be omitted. When specified, they cause the software to generate a JTAG stream bitmap file. This file may be used by external software to program the device via other means. -jd file[.dvc] JTAG device file is [file.dvc].
This option may be omitted. When present, this file overrides the standard default device file. The standard file is JTAG.DVC. This file is described at the end of this section.
-js file[.sdl] JTAG string file is [file.sdl].
This option may be omitted. When present, this file overrides the standard default string file. Describes the user’s JTAG string. This file is described at the end of this section.
-f Process has been forked
FLEXlogic
Prototyping Cable
Usage Examples
The following examples show how to use PENGN commands.
Example 1
Program the EPROM of an EPX780 device in a 132-pin package with the JEDEC file BUSCNTRL.JED, at JTAG string location 1, which is connected to parallel port LPT1. Enter the command:
pengn -part epx780QC132 -loc 1 -port 1 -pe buscntrl This command starts PENGN and displays the following:
PENGN Release [ Vx.y ] SID [ Vx.y ]
(C) Copyright 1990, 1991, 1992 Altera Corporation INFO PENGN: Interpreting file: epx780.apl.
Reading JEDEC buscntrl.jed
0: ... 10240: ... 20480: ... 30720: . 31704: Done Target Device ID = [0062103h] Writing to EPX780's EPROM 1 : ... 11: ... 21: ... 31: ... 41: ... 51: .... 54: Done
-d Debug mode, sets debug := 1. Otherwise disabled. -s path Additional search paths (up to 16 are allowed). -l lib Additional libraries to load (up to 16 are allowed). -i Interactive mode. Return to user after startup. -a file Alternate APL file.
FLEXlogic
Prototyping Cable
Example 2
Program the SRAM of an EPX780 device in a 132-pin package with the JEDEC file BUSCNTRL.JED, at JTAG string location 1 which is connected to parallel port LPT1. Enter the command:
pengn -part epx780qc132 -loc 1 -port 1 -ps buscntrl This command starts PENGN and displays the following:
PENGN Release [ Vx.y ] SID [ Vx.y ]
(C) Copyright 1990, 1991, 1992 Altera Corporation INFO PENGN: Interpreting file: epx780.apl.
Reading JEDEC buscntrl.jed
0: ... 10240: ... 20480: ... 30720: . 31704: Done Target Device ID = [0062103h] Writing to EPX780's SRAM 1 : ... 11: ... 21: ... 31: ... 41: ... 51: .... 54: Done Example 3
Program the SRAM of an EPX780 device in an 84-pin package with the JEDEC file BUSCNTRL.JED, at JTAG string location 1 which is connected to parallel port LPT1. Additionally, the command line performs a verify of the downloaded data and generates an EPROM bitmap file, BUSCNTRL.BIT.
Enter the command:
pengn -part epx780lc84 -loc 1 -port 1 -ps -v -be buscntrl buscntrl This command starts PENGN and displays the following:
FLEXlogic
Prototyping Cable
PENGN Release [ Vx.y ] SID [ Vx.y ]
(C) Copyright 1990, 1991, 1992 Altera Corporation INFO PENGN: Interpreting file: epx780.apl.
Reading JEDEC buscntrl.jed
0: ... 10240: ... 20480: ... 30720: . 31704: Done Target Device ID = [1062103h] Writing to EPX780's SRAM 1 : ... 11: ... 21: ... 31: ... 41: ... 51: .... 54: Done Verify to EPX780's SRAM 1 : ... 11: ... 21: ... 31: ... 41: ... 51: .... 54: Done Generating a EPX780 EPROM Bitmap file 1 : ... 11: ... 21: ... 31: ... 41: ... 51: .... 54: Done Example 4
Generate an EPROM bitmap file (BUSCNTRL.BIT) of an EPX780 device in an 84-pin package with the JEDEC file BUSCNTRL.JED.
Enter the command:
pengn -part epx780lc84 -be buscntrl buscntrl This command starts PENGN and displays the following:
FLEXlogic
Prototyping Cable
PENGN Release [ Vx.y ] SID [ Vx.y ]
(C) Copyright 1990, 1991, 1992 Altera Corporation INFO PENGN: Interpreting file: epx780.apl.
Reading JEDEC buscntrl.jed
0: ...
10240: ...
20480: ...
30720: . 31704: Done Generating a EPX780 EPROM Bitmap file 1 : ... 11: ... 21: ... 31: ... 41: ... 51: .... 54: Done
PENGN Errors
Refer to Appendix D for documentation on PENGN errors. If any error you encounter is not covered there, try the on-line documentation within the PLDshell PLUS software. If any error occurs related to the hardware or JTAG string, try running the TAPLOGIC.EXE program to help diagnose the problem. This program is located in the PLDshell Plus installation directory.
Sample Design - Parallel Port Reconfiguration
This section provides an overview of a typical reconfiguration operation. The reconfiguration operation includes the following steps:
1. Enter the design using either PLDshell Plus or a third-party tool and generate a JEDEC file.
2. Make sure the downloader cable is connected properly to both the PC parallel port and the target application.
3. Check that the Vcc power supply for the target application is on. 4. Use the JED2JTAG software to download the JEDEC file. 5. Repeast the process as many times as desired.
FLEXlogic
Prototyping Cable