• No results found

Differential Amplifier Offset. Causes of dc voltage and current offset Modeling dc offset R C

N/A
N/A
Protected

Academic year: 2021

Share "Differential Amplifier Offset. Causes of dc voltage and current offset Modeling dc offset R C"

Copied!
17
0
0

Loading.... (view fulltext now)

Full text

(1)

ESE319 Introduction to Microelectronics

Differential Amplifier Offset

Causes of dc voltage and current offset

Modeling dc offset

R

C

mismatch

I

S

mismatch

β mismatch

dc offsets in differential amplifiers due to component

mismatch can be modeled as

differential

phenomena

(2)

ESE319 Introduction to Microelectronics

IC1 RC1 RC2 IC2 VCC VCC + - VO I Q1 Q2

1. Let the ac sources be zero, i.e. the bases of matched Q1 & Q2 are connected to ground.

2. To further simplify, let there be no external base RB and emitter resistors RE.

3. Let the mismatch be in RC where RC1 ≠ RC2.

I IC1=IC2=  1 I 2 = I 2 If VOdm VOdm=0⇒ RC1 IC1=RC2 IC2 V Odm=V C2−V C1=RC1 IC1−RC2 IC2

Since Q1=Q2 and I is fixed, currents are matched i.e.

VEE

IC1=IC2= I

(3)

ESE319 Introduction to Microelectronics

Assume matched currents:

IC1=IC2= I

2

RC1≠RC2

Split the mismatch between both

collector resistors, and decompose into common and differential components:

RC= RC2RC1

2

 RC=RC2−RC1

(common)

(differential - mismatch)

Solving for RC1 & RC2:

RC2=RC RC 2 =RC1 1 2  RC RCRC1=RC RC 2 =RC1− 1 2  RC RC  Let: I 2 I 2 s.t. RC2RC1 I VOdm vid/2 −vid/2 VEE vic

(4)

ESE319 Introduction to Microelectronics

V Odm=RC2 IC2−RC1 IC1 Recall: V Odm=

RC  RC 2

IC2

RC RC 2

IC1 V Odm=

RC  RC 2

I 2−

RC RC 2

I 2 IC1=I C2= I 2 Hence : or: V Odm= I

2  RC output offset voltage

I 2 I 2 random variable (rv) I VOdm RC1≠RC2 VEE

(5)

ESE319 Introduction to Microelectronics

V Odm= I

2  RC

Collector-collector voltage due to resistor mismatch: V OSV Odm Avdm  RC VOS is highly variable, rv & can be + or -VEE VOdm I 2 I 2 I I 2 I 2 I -VOS 0 V VEE VEE

Define the input offset voltage

as that input voltage that will cancel

VOdm. If the amplifier differential gain is Avdm:

Input offset voltage is the output offset voltage referred to the input due to

(6)

ESE319 Introduction to Microelectronics

VOS=V Odm Avdm V OS=I 2  RC gm RC gm= IC V T = I 2 1 V T V OS R C=V T  RC RC

Input referred offset due to ΔRC mismatch: where Avdm=gm RC random variable VEE V Odm= I 2  RC I 2 I 2 I -VOS 0 V

(7)

ESE319 Introduction to Microelectronics

Offset Voltage From Transistor Mismatch

V Odm=0⇒ RC1 IC1=RC2 IC2

Perfect balance requires:

Previous case considered RC1 ≠ RC2

& Q1 = Q2 => IC1 = IC2.

Consider now Q1 ≠ Q2 => IC1 ≠ IC2. ASSUME: 1. RC1 = RC2 = RC

2. VBE1 = VBE2 3. VT1=VT2

Only difference is in the saturation currents of the transistors, i.e.

I S1≠IS2 + -VOdm I VEE RC RC

(8)

ESE319 Introduction to Microelectronics

Again using common and differential

mode concepts:

I S= IS2I S1

2

 I S=I S2−IS1

The two transistor saturation currents are: I S2=I S I S 2 IS1=I S IS 2 + -I −vid/2 vid/2 vic VEE VOdm

(9)

ESE319 Introduction to Microelectronics

ICdm/2 IS eVBE/VT  IS 2 e VBE/VT IS eVBE/VT − IS 2 e VBE/ VT IC1 IC2 ICdm/2 IC≈ISe VBE/VT Vee IC1≈ I S1e VBE VT =

I S I S 2

e VBE VT IC2≈ IS2e VBE VT =

IS IS 2

e VBE VT

(10)

ESE319 Introduction to Microelectronics

IC1I S e VBE VT I2 S e VBE VT IC2IS e VBE VT I2 S e VBE VT also

The parallel current sources are illustrated in the schematic.

ICdm/2

ICdm/2

Large signal Model:

ISeVBE/VT  IS 2 e VBE/VT ISeVBE/VT − IS 2 e VBE/ VT Vee IC1 IC2 IC2

IS IS 2

e VBE VT IC1

IS IS 2

e VBE VT IC1≈ I S1eVBE/VT IC2≈ IS2eVBE/VT

(11)

ESE319 Introduction to Microelectronics

IC2ISe VBE VT I2 S e VBE VT ≈ IS e VBE VT 1 IS 2 ISIC2 I 2 1  IS 2 I SIC1 I 2 1−  I S 2 ISIC≈ I Se VBE VT2I

Note: differential IC components

cause current flow in opposite directions through the RC's

resulting in an offset voltage. The

common IC components cause no offset voltage.

V Odm=RC IC2−RC IC1 I

2

 IS

(12)

ESE319 Introduction to Microelectronics

gm= IC V TI 2 1 V T V Odm I 2  IS I S RC V Odm I 2 VT VT  IS IS RC V OdmgmVT  IS I S RC V OS I S≈V T  IS I S random variable V OS I S= V Odm Avdm = VOdm gm RC ≈V T  I S I S Recall:

(13)

ESE319 Introduction to Microelectronics

Offset Voltage Summary

1. We considered two sources of offset voltage: a. Unbalanced collector resistors

b. Unbalanced saturation currents

i. Due to mismatched transistor geometries 2. We ignored base or emitter circuit unbalance

3. Since the relationship between resistor and current unbalances are random and assumed independent, we combine their effect as an rms quantity: V OSrms=

V OS− R C 2 V OS− IS 2 =V T

 RC RC

2 

 II S S

2

(14)

ESE319 Introduction to Microelectronics

Average & Offset Base (input) Bias Currents

Consider the case where the base currents differ IB1 ≠ IB2.

Since IB1 & IB2 are related to bias current I, their mismatch may be due to β1 ≠ β2.

Let's represent β1 & β2 in terms of differential

& common components:

1=   2 2=−  2 IB1 IB2 IE1=I 2 IE2= I 2 vid/2 −vid/2 vi−cm VEE

(15)

ESE319 Introduction to Microelectronics

I B1 I 2 1 1 =2I 1  2 =2I 1  1 1  2

Using this notation, the two base currents are:

1

1x =1−xx

2

−x3...≈1−x

For x << 1 we can expand the fraction as the series:

where x≈ ± 2 nonlinear f(Δβ) I B2 I 2 1 2 = 2I 1 −2 = 2I 1  1 1  2

(16)

ESE319 Introduction to Microelectronics

I B1 I 2 1 

1− 1 2  

I B2I 2 1 

1 1 2   

Using the expansion and approximating :

I B= I B1I B2 2 = I 2 IOS 

I B1−I B2

= I 2

  

¿ IOS =I B

 

The base or input offset current can also be written as:

(input offset current)

1≈

(17)

ESE319 Introduction to Microelectronics

DC Offset Voltage & Current Summary

1. DC offset voltage and current occur due to mismatches in the BJT differential amplifier external resistors and transistor parameters (Is and β).

2. These mismatches are imperfections that are inherent to all differ-ential amplifiers and their applications (e.g. op amps).

3. DC offset voltage and current are statistical quantities, i.e. no two differential amplifiers will have the same offset voltage and current. 4. MOS differential amplifiers have zero input offset current.

References

Related documents

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first

The maximum input voltage drift over the temperature variation is defined as the offset variation related to the offset value measured at 25 °C.. The operational amplifier is one of

This study evaluates the possible adoption of ICT solutions into the current public transportation system in the Free State province and compares the two main modes of

The distributional equity procedures in ES gover- nance themes addressed in this study relate to man- aging trade-offs and mitigating negative social and environmental impacts

The BiFET differential input circuit is the same as the bipolar circuit shown in Figure 5, with JFET transistors substituted for Q 1 and Q 2.. Again, Kirchoff's voltage law is used

We out- line the research opportunities for complex trading environments primarily from the perspective of design of computational tools to analyze individual market organization

During the polymerization process, a series of small aliquots was taken out from the reaction solution at appropriate time intervals, quenched by methanol, and subjected to 1 H.

Aqueous phase reaction rate constant of HO• addition to aromatic compounds was evaluated by first calculating the reaction rate constants from aliphatic