• No results found

INTEL Software Development Conference - LONDON High Performance Computing - BIG DATA ANALYTICS - FINANCE

N/A
N/A
Protected

Academic year: 2021

Share "INTEL Software Development Conference - LONDON High Performance Computing - BIG DATA ANALYTICS - FINANCE"

Copied!
6
0
0

Loading.... (view fulltext now)

Full text

(1)

INTEL® Software Development

Conference - LONDON 2015

High Performance Computing

-

BIG DATA ANALYTICS -

FINANCE

London, Canary Wharf

December 10

th

& 11

th

2015

(2)

INTEL® Software Development Conference

HPC

BIG DATA ANALYTICS

FINANCE

London – CanAry Wharf – Dec 10 & 11

The

Intel® Software Development Conference London

is the annual leading event for

Software Developers, Software Architects, Quants, R&D Directors and CxOs in Finance,

High-Technology, Research and HPC to

understand how Intel Technologies will impact software

development and business

!

Join Intel experts and software development leaders over this 2 day conference on

High Performance Computing – Big Data Analytics – Finance.

We have a great list of speakers from around the World

, including James Reinders, Robert

Geva, Herbert Cornelius, Bob Valentine, Jim Cownie, Paul Selwood (UK Met), Prof. Matthew

Dixon (Assistant Professor of Finance at the Illinois Institute of Technology), Manel

Fernandez (Bayncore), plus several guest speakers from the HPC and Finance industry.

All the sessions are listed in the agenda. You can start planning. Check out the event website

www.inteldevconference.com/events/london-england/

to see the most up-to-date

information and to register!

Here is why you should not miss this event:

Learn about current and future technologies from Intel

, including next generation

Intel® Xeon and Intel® Xeon Phi (aka Knights Landing) processors, and also the

3D XPoint™ memory technology and the Intel® Omni-Path Fabric.

Learn how to maximize the performance of parallel code

using C / C++ or Fortran

on Intel® platforms with relevant and actionable information.

Learn from experts

during in depth technical sessions and real world case studies.

Meet and network with your peers from the industry

and with software development

experts and leaders from Intel.

The event is by invitation only.

Free to attend. Places are limited, register today:

www.inteldevconference.com/events/london-england/

(3)

INTEL® Software Development Conference

HPC

BIG DATA ANALYTICS

FINANCE

London – CanAry Wharf – Dec 10 & 11

Intel® Speakers

James Reinders

Director and Chief Software Evangelist, Intel Software

Author of several books on parallel programming.

Dr. Herbert Cornelius

Technical Director Advanced Computing, Intel.

Robert Geva

Principal Engineer, Director Financial Services Software Enabling, Intel.

Robert (Bob) Valentine

Senior Principal Engineer at the Intel Israel Design Center in Haifa. For the past six years he has been working on the Vector Instruction Set Extensions (AVX, AVX2 and AVX512).

Jim Cownie

Principal Engineer, Intel.

Jim was until recently architect for the OpenMP* runtime.

Gennady Fedorov

Senior Software Engineer and HPC expert

Laurent Duhem

Senior Software Engineer and HPC expert

Gabriele Paciucci

Solution Architect for Luster Technology in the Enterprise & HPC Platform Group at Intel.

Evgueny Khartchenko

Senior Software Application Engineer, Intel. Evgueny works with FSI customers on latency optimizations, developing latency analysis tools.

Stephan Gillich

Director Technical Computing, Intel EMEA

Guest Speakers

Paul Selwood

Paul Selwood is the manager of HPC Optimization at the UK Met Office where he has worked for 17 years on at least 6 generations of HPC hardware.

Prof. Matthew Dixon

Assistant Professor of Finance at the Illinois Institute of Technology where he specializes in research on high performance computational finance. Expert in the area of computational finance, machine learning and scientific computing.

Manel Fernandez

Chief HPC Consultant, Intel Platform, Bayncore Ltd.

(4)

INTEL® Software Development Conference

HPC

BIG DATA ANALYTICS

FINANCE

London – CanAry Wharf – Dec 10 & 11

AGENDA DAY 1

Thursday December 10

th

TIME

MAIN SESSION

08:00 - 09:30 Registration and light breakfast

09:30 - 10:00 Calculating The Weather: A New Generation of HPC at the Met Office

Paul Selwood, UK Met Office

10:00 - 10:45 The Convergence of HPC and Big Data - getting smart with Intel’s Advanced Technologies

Herbert Cornelius

10:45 - 11:30

The Future of Parallel Computing

- including a technical update on Intel® Xeon Phi (KNL)

James Reinders

11:30 11:45 Coffee Break

SPLIT IN 2 TRACKS

TIME

HPC Development

TRACK 1

Big Data Analytics

TRACK 2

11:45 - 12:30

Using Intel Software to maximize performance on Intel Platforms

Laurent Duhem

Introducing the Trusted Analytics Platform

Stephan Gillich

12:30 - 13:15 Lunch Break

13:15 - 14:00

Driving Parallel Programming Forward with OpenMP

Jim Cownie

Boosting Performance of Data Analytics Algorithms with the Intel® Data Analytics Acceleration Library (DAAL)

Gennady Fedorov

14:00 - 15:00

Parallel Programming with Intel® Threading Building Blocks (TBB)

Jim Cownie

Best Practices with Intel® Math Kernel Library (MKL) with Case Studies

Gennady Fedorov

15:00 - 15:45

Best Practices for Vectorization – Parallelism at SIMD Level

Robert Geva

TBA

15:45 - 16:00 Coffee Break

16:00 - 16:45

Practical Vectorization using Intel® Vectorization Advisor

Laurent Duhem

Pushing Machine Learning to a New Level with Intel Xeon and Intel Xeon Phi Processors

James Reinders

16:45 - 17:45

Best Practices with Intel® Math Kernel Library (MKL)

Gennady Fedorov

Intel® Lustre - Technical update for developers

Gabriele Paciucci

17:45 - 18:00 Open Forum Open Forum

(5)

INTEL® Software Development Conference

HPC

BIG DATA ANALYTICS

FINANCE

London – CanAry Wharf – Dec 10 & 11

AGENDA DAY 2

Friday December 11

th

Time

HPC for Finance

HPC Code Modernization

in Practice

08:00 - 09:15 Registration and light breakfast

09:15 - 10:15

Designing Parallel Financial Analytics Libraries using a Pattern Oriented Approach

Prof. Matthew Dixon, Illinois Institute of Technology

Effective Parallel Optimizations with Intel Fortran - Advice and examples interpreted using the compiler’s optimization reports.

10:15 - 11:15 Intel Core/Xeon Processor Update

Bob Valentine

Profiling at Scale / MPI Snapshot

To be Announced

11:15 - 11:30 Coffee Break

11:30 - 12:15 Getting in-depth with Vector Programming

Robert Geva

Case Study – Pairwise Sequence Alignment With The Smith-Waterman Algorithm

Manel Fernandez, Chief Consultant, Bayncore Ltd.

12:15 - 12:45 Case Study from Finance Industry

To be announced

12:45 - 13:45 Lunch Break

13:45 - 14:30 Machine Learning Case Study

To be announced

Case Study – Dynamic Load Balancing of the N-Body Problem

Richard Paul, Senior Consultant, Bayncore Ltd.

14:30 - 15:00 Case Study from Finance Industry

To be announced Case Study – Code Optimization In A 3D Diffusion

Model

Roger Philp, Senior Consultant, Bayncore Ltd.

15:00 - 15:30 To be announced

Evgueny Khartchenko

15:30 - 15:45 Coffee Break

15:45 - 16:30 Efficient Vectorization in C++ using

SIMD data layout templates

Case Study – Modernizing the Code of the Polyhedron Benchmark Suite

Manel Fernandez, Chief Consultant, Bayncore Ltd.

16:30 - 17:15

C++ for Integrated Processor Graphics with FSI examples

Robert Geva

(6)

INTEL® Software Development Conference

HPC

BIG DATA ANALYTICS

FINANCE

London – CanAry Wharf – Dec 10 & 11

Date & Location

Date: December 10

th

& 11

th

2015

Time: 09:00am - 18:00pm

Venue: Level39, One Canada Square,

Canary Wharf, London, E14 5AB

www.level39.co

Level39 is Europe’s largest technology accelerator space for finance, cyber-securities, retail and future cities technology companies.

References

Related documents

Looking at the lead-in notes for the second variation for bars 1–8, we want to play the 6th-string bass note with the right thumb, the open 5th-string note with the index finger,

Immediate assi#nment success rate indicates t/e success rate of t/e MS accessin# t/e si#nalin# c/annel9 It concerns t/e "rocedure from t/e MS sendin# a c/annel re>uired

The main theoretical result obtained is that the share of intra-industry trade as measured by the trade-weighted-Grubel-Lloyd index is positively related to the number of

(2018) James Connolly's Bloodstained Vest: Mediating Death and Violence in Commemorative Exhibitions' in Abraham, Florin and Kiss, Réka Földváryné (eds) (2018) Remembrance

Notes that while the EU remains Turkey’s largest trade partner, Russia, China, the United States and Iran were amongst Turkey’s main trade partners as of 2009; underlines that the

In addition, using conjoint analysis, willingness to pay for strip loin steak from Australia, Canada and the United States is estimated along with several increasingly

Functionality Implemented in the Core Layer • Code List Validation – used for ICode type properties when the Validate() flag is TRUE.. If the value specified does not match a code

Indian history has travelled through aeons. However, to solve the arcane relationship between mythology and factual history has not become possible yet; only hypothesis