• No results found

Operating Manual Ver.1.1

N/A
N/A
Protected

Academic year: 2021

Share "Operating Manual Ver.1.1"

Copied!
11
0
0

Loading.... (view fulltext now)

Full text

(1)

DB14 4 Bit Binary Ripple Counter (Up-Down Counter)

Operating Manual Ver.1.1

An ISO 9001 : 2000 company

94-101, Electronic Complex Pardesipura, Indore- 452010, India

Tel : 91-731- 2570301/02, 4211100 Fax: 91- 731- 2555643

e mail : [email protected] Website : www.scientech.bz

(2)
(3)

RoHS Compliance

Scientech Products are RoHS Complied.

RoHS Directive concerns with the restrictive use of Hazardous substances (Pb, Cd, Cr, Hg, Br compounds) in electric and electronic equipments.

Scientech products are “Lead Free” and “Environment Friendly”.

It is mandatory that service engineers use lead free solder wire and use the soldering irons upto (25 W) that reach a temperature of 450°C at the tip as the melting temperature of the unleaded solder is higher than the leaded solder.

4 Bit Binary Ripple Counter (Up-Down Counter) DB14

Table of Contents

1. Introduction 4

2. Theory 5

3. Experiment 6

Study of 4 Bit Binary Ripple Counter

• Up counter

• Down counter

4. Data Sheet 9

5. Warranty 11

(4)

Introduction

DB14 is a compact, ready to use 4 Bit Binary Ripple Counter (Up-Down Counter) experiment board. This experiment board has been designed to study 4 Bit Binary Ripple Up/Down Counter and verify truth table. It can be used as stand alone unit with external power supply or can be used with Scientech Digital Lab ST2611 which has built in power supply, pulse generator, pulser switches, 8 bits data switches, logic probe, digital display, 8 bits LED display.

List of boards :

Model Name

DB01 Logic Gates

DB02 Universal Gate- NAND/NOR DB03 EX-OR Gate Implementation DB04 Demorgan's Theorem

DB05 EX-OR Gate Application

DB06 Code Conversion (Binary to Gray & Gray to Binary) DB07 Code Conversion (BCD to Excess-3 code)

DB08 Binary Adder -Subtractor DB09 Encoder – Decoder

DB10 Multiplexer – Demultiplexer DB11 Flip-Flops (R-S, D, J-K, T) DB12 Shift Register (4 bit SIPO)

DB13 4 Bit Synchronous Binary Counter

DB16 Digital to Analog Converter (R-2R ladder) DB15 BCD to 7- Segment Decoder

DB17 3 Digit Event Counter DB21 Fiber Optic Digital Link

DB22 Analog to digital converter (Counter Type) DB27 Digital to Analog Converter (R-2R ladder) DB28 Monostable Multivibrator

DB29 CMOS and Crystal Oscillator DB30 Adder/ Subtracter (4-Bit/8-Bit) DB31 Decoder/Demultiplexer

DB32 Modulo-N programmable counter DB35 4 BIT Shift Register

(5)

Theory

A sequential circuit that goes through a prescribed sequence of states upon the application of input pulses is called a counter. A counter that follows the binary sequence is called a binary counter. An n-bit binary counter consists of n flip-flops and can count in binary from 0 to 2n -1. State transitions in clocked sequential circuits occur during a clock pulse; the flip-flops remain in their present states if no pulse occurs. Counters come in two categories:

1. Ripple counters 2. Synchronous counters.

In a ripple counter, the flip-flop output transition serves as a source (i.e clock) for triggering other flip-flops. i.e. CP inputs of all flip-flops (except the first) are triggered not by the incoming pulses but rather by transition that occurs in other flip-flops. In a synchronous counter, the input pulses are applied to all CP inputs of flip-flops.

4 Bit Synchronous Binary Up Counter :

Observe truth table of 4 bit synchronous binary UP counter as shown in figure 1, the flip-flop in the lowest-order position is complemented with every pulse so J and K inputs must be maintained at logic-1. A flip-flop in any other position is complemented with a pulse provided all the bits in the lower-order position are equal to 1, because the lower-order bits (when all ones) will change to 0's on the next count pulse. Refer truth table. The binary count dictates that the next higher-order bit be complemented.

If the present state of a 4-bit counter is Q3Q2Q1Q0 = 0011, the next count will be 0100. Q0 is always complemented. Q1 is complemented because the present state of Q0 = 1. Q2 is complemented because the present state of Q1Q0 = 11 but Q3 is not complemented because the present state of Q2Q1Q0 = 011, which does not give an all 1’s condition.

The CP terminal of all flip-flops is connected to a common clock pulse source. The first stage Q0 has its J and K equal to 1. The other J and K inputs are equal to 1 if all previous low order bits are equal to 1 and the count is enabled. The chain of AND gates generate the required logic for the J and K inputs in each stage.

As shown in figure MS is master set input which sets output of flipflops to logic 1, when connected to logic 0. MCD is master reset input which resets or clears output when connected to logic 0. Q3 Q2 Q1 Q0 are outputs of flip-flops where Q0 is LSB.CP is clock pulse input. It will trigger flip-flops on negative edge i.e +5 V to 0 transition (1→0).

(6)

Experiment Objective :

Study of 4 Bit Synchronous Binary Up Counter Equipments Needed :

1. Digital board DB13

2. DC Power Supply +5V from external source or ST2611 Digital Lab. 3. Oscilloscope, Digital Multimeter or Digital Lab ST2611.

Logic Diagram & Truth Table : (Logic 1 = +5V & Logic 0= GND)

4- Bit Synchronous Binary up Counter

(7)

S. no. MS MCD CP Q3 Q2 Q1 Q0 0 1 0 1 0 0 0 0 1 1 1 1→ 0 0 0 0 1 2 1 1 1→ 0 0 0 1 0 3 1 1 1→ 0 0 0 1 1 4 1 1 1→ 0 0 1 0 0 5 1 1 1→ 0 0 1 0 1 6 1 1 1→ 0 0 1 1 0 7 1 1 1→ 0 0 1 1 1 8 1 1 1→ 0 1 0 0 0 9 1 1 1→ 0 1 0 0 1 10 1 1 1→ 0 1 0 1 0 11 1 1 1→ 0 1 0 1 1 12 1 1 1→ 0 1 1 0 0 13 1 1 1→ 0 1 1 0 1 14 1 1 1→ 0 1 1 1 0 15 1 1 1→ 0 1 1 1 1 v Q0 is LSB Table 1

(8)

Procedure :

Connect +5 V and ground to their indicated position on DB13 experiment board from external DC power supply or from DC power block of Digital Lab ST2611.

1. Switch ‘On’ the power supply.

2. Connect logic 1(+5 V) to CP and MS input.

3. Clear the outputs Q0-Q3 by Connecting logic 0 (Gnd or 0V) to MCD input of 4 bit synchronous counter of figure 1 as per truth table.

4. Observe output on multimeter or on LED display of Digital Lab ST2611. It will be 0 0 0 0.

5. Connect logic 1 to MCD and MS inputs. 6. Connect logic 1 to MCD input.

7. Observe output on multimeter or on LED display of of Digital Lab ST2611. It will be 0 0 0 0.

8. Connect logic 0 to CP input.

9. Observe output on multimeter or on LED display of of Digital Lab ST2611. It will be 0 0 0 1.

10. Make CP terminal to transit from 1 to 0 (1→0) and observe next state of counter as shown in truth table for counter and prove truth table.

(9)

Data Sheet

General Description :

The 74HC/HCT08 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT08 provide the 2-input AND function.

Note :

1. H = High Voltage Level 2. L = Low Voltage Level

(10)

Dual J – K Flip Flop 7476

(11)

Warranty

1. We guarantee the product against all manufacturing defects for 24 months from the date of sale by us or through our dealers. Consumables like dry cell etc. are not covered under warranty.

2. The guarantee will become void, if

a) The product is not operated as per the instruction given in the operating manual.

b) The agreed payment terms and other conditions of sale are not followed. c) The customer resells the instrument to another party.

d) Any attempt is made to service and modify the instrument.

3. The non-working of the product is to be communicated to us immediately giving full details of the complaints and defects noticed specifically mentioning the type, serial number of the product and date of purchase etc.

4. The repair work will be carried out, provided the product is dispatched securely packed and insured. The transportation charges shall be borne by the customer.

For any Technical Problem Please Contact us at [email protected]

List of Accessories

1. 2 mm. Patch Cord (Red) 16”... 1 No. 2. 2 mm Patch Cord (Black) 16”...1 No. 3. 2 mm Patch Cord (Blue) 16” ... 15 Nos. 4. e-Manual... 1 No.

References

Related documents

In addition the adapter provides for a power supply unit, so that a 6..15V supply voltage (5V also) can be connected at the terminal on the top left of the board, which can be used

Workstation A and its respective IP phone (both on the same segment) are attached to a Dell PowerConnect switch that forwards data and voice traffic to an office gateway/router,

produced using a more “natural” production method (i.e. organic agriculture). However, so far there is no common and objective definition of clean label. This review paper aims to

Checks in the Ultimate Limit States Design Combinations Stress-Strain-Curves Design Internal Forces Design for Bending with or without Longitudinal Force or Longitudinal Force

Oscillograms of turbine (a) mechanical power change and deviation of generator rotor speed (b) when centralized power supply is shut off: 1 – digital AVR and ASG were used

Agile Development Usually Follows a Predictable Lifecycle Product/Project Incremental Release Evaluate Iteration Feature Design Develop Evaluate Test Evaluate Iteration Plan

Class Work and  Homework Policy:   

In view of the wide variations in the levels of free chlorine, pH and cyanuric acid in the Oregon study, it is remarkable that the key indicator of bacteriological water quality was