• No results found

Outline. Lecture 3. Basics. Logical vs. physical memory physical memory. x86 byte ordering

N/A
N/A
Protected

Academic year: 2021

Share "Outline. Lecture 3. Basics. Logical vs. physical memory physical memory. x86 byte ordering"

Copied!
7
0
0

Loading.... (view fulltext now)

Full text

(1)

Lecture 3

About Memory

Dr. Dimitrios S. Nikolopoulos CSL/UIUC

Outline

• Addressing memory

• Data types

• MOV instruction

• Addressing modes

• Instruction format

Basics

• Memory in the x86 processors is byte-addressable

– Whenever we present an address to the address bus, we

specify the location of a byte in memory

• Byte is the basic memory unit

• It is possible to retrieve/store more than one bytes with a single memory access

– 16-bit words, consecutive bytes – 32-bit doublewords, consecutive bytes

Logical vs. physical memory

• Logical memory is the “view” of memory seen by the programmer

– A large byte-addressable array of bytes – We can read/write bytes, words or doublewords

– We do not worry about how data is fetched from memory, we only see the result of the memory access as 1,2, or 4 bytes

• Physical memory

– The physical organization of memory cells, which is not

“visible” to the programmer

– The unit of access to physical memory is equal to the width of the data bus

– E.g. 16 bits in 8086, 32 bits in 80386 and later

8086 physical memory

• Read a byte of address 0:

result=FF

• Read a word from address 0:

result=ABFF

• Read a doubleword from address 0: result=5512ABFF

AB

1 FF

55 12

14 33

76 DE

01 46

F1 24

E9 11

90 87

3 5 7 9 B D F

0 2 4 6 8 A C E

Odd Bank Even Bank

Data Bus (15:8) Data Bus (7:0)

x86 byte ordering

• Memory locations 0 and 1 contain FF and AB…

• But a word access from address 0 returns ABFF

• x86 uses “little endian” byte order

– The requested address (0) points to the lower order byte of the result

– The higher order byte of the result is taken from the next higher sequential address (1)

(2)

Byte ordering

• Little endian vs. big endian

– In big endian ordering the higher order byte of the result is retrieved from the requested address

– Used in many UNIX servers

• Byte ordering is a property of the architecture

Byte alignment

• When we read from word 0 data(15:8)=AB,data(7:0)=FF

• Bytes as presented in the data bus are in the right order!

• This is an aligned memory access

AB

1 FF

55 12

14 33

76 DE

01 46

F1 24

E9 11

90 87

3 5 7 9 B D F

0 2 4 6 8 A C E

Odd Bank Even Bank

Data Bus (15:8) Data Bus (7:0)

Byte alignment

• What if read a word from address 1 ?

• It is a valid memory access, you can always read from odd addresses

• Result should be 12AB

• But the bytes in the data bus are not aligned

data(15:8)=AB,data(7:0)=12 AB

1 FF

55 12

14 33

76 DE

01 46

F1 24

E9 11

90 87

3 5 7 9 B D F

0 2 4 6 8 A C E

Odd Bank Even Bank

Data Bus (15:8) Data Bus (7:0)

Byte alignment

• Whenever we read more than one bytes from memory the bytes presented in the address bus must be aligned according to the architecture byte ordering

• If we read a word from address 1, the byte in address 2 must be stored in the higher order byte of the data bus and the byte in address 1 in the lower order byte of the data bus

• 10 years ago I had to do that by hand…

• But you don’t have to do it anymore, the processor takes care of it

Byte alignment

• Do we have to worry about unaligned memory accesses ?

• Yes, if you want your program to run fast!

• In an unaligned memory access the processor has to

– Read odd byte (one memory access)

– Read even byte (second memory access) – Align the two bytes (some overhead in the hardware)

• In an aligned memory access the processor just

– Reads even byte (one memory access)

• Aligned access is at least twice as fast

Data Types

• Integer numbers

– Bits, Nibbles, Bytes, Words, Doublewords – Signed/unsigned

• Floating point numbers

– Different format than integers

• Text

– 7-bit ASCII characters (letters, characters)

– 8-bit ASCII encoding allows for 128 more graphical symbols – Strings: sequences of characters

– Documents: collection of strings

(3)

Data Types

• Arrays

– Sequences of numbers, characters

• Files

– Images (.jpg, .gif, .tiff,…) – Video (MPEG, .avi, Quicktime,…) – Audio (.wav, .mp3,…)

• Everything is managed as a sequence of bytes stored in the memory of your computer!

• The data type actually depends on the way you access and use these bytes!

Data Types

• 16 signed/unsigned 8-bit integers

• 8 signed/unsigned 16-bit words

• 4 signed/unsigned 32-bit doublewords

• An incomprehensible string…

• Instructions and operands…

AB

1 FF

55 12

14 33

76 DE

01 46

F1 24

E9 11

90 87

3 5 7 9 B D F

0 2 4 6 8 A C E

Odd Bank Even Bank

Data Bus (15:8) Data Bus (7:0)

Real vs. protected mode

• In real mode we address the first megabyte of memory (00000h-FFFFFh), we are limited to a 20-bit address bus and 16-bit registers

• In protected mode we can address 4 Gigabytes of memory using 32-bit address bus and 32-bit registers

Protected mode at a glance

• Used in 80286 and higher

• Memory accessing based on segmentation

• Segments can be considered as “protected” regions of memory

• Somehow more more complex address translation mechanism

– Still segment:offset, segment is 16-bit, offset can be 16-bit or 32-bit

– Segment field used as pointer to a segment table that contains the starting address of the segment in physical memory

– You are not allowed to modify the segment table in user mode but you can in privileged mode, e.g. if writing an operating system

Using segments

• Logical partitioning of your program

Data

(variables) CS

Code (your program)

Unused stack Used stack

SS

DS:DI DS:SI CS:IP SS:SP SS:BP Original SP

Memory

The MOV instruction

• Move data

– From memory to a register – From a register to memory – From a register to another register – Never from memory to memory!

• Syntax

– MOV destination, source

– Destination and source can be registers or memory addresses defined in different ways which we call

“addressing modes”

(4)

Addressing modes

• Register, the fastest!

– MOV AX, BX – MOV AL, BL – MOV DX, SI – MOV DS, BX

– Remember, source/destination must be of equal size

• Immediate

– Load a value to a register – MOV AX, 1234h

Addressing modes

• Direct

– MOV AX, [1234h]

– Move data from a memory location to a register – 1234h is a displacement within the data segment DS

• Register Indirect (base relative, or indexed)

– MOV AX,[BX]

– MOV AX,[BP]

– MOV AX,[SI]

– MOV AX,[DI]

– Displacement is put in a register

– BX, SI, DI define displacements in the data segment – BP defines a displacement in the stack segment

Addressing modes

• Base plus index (base relative indexed)

– MOV AX, [BX+DI]

– MOV AX, [BX+SI]

– Base can be BX or BP, index SI or DI

• Register relative

– MOV AX, [BX+1234h]

– Register on the left can be BX, BP, SI, or DI

• Base relative plus index

– MOV AX, [BX+DI+1234h]

How do I learn all this ?

• All you have to remember is this table

• Pick 0 or 1 item from each of the columns, just make sure you end up with at least one item

• Never pick two items from the same column

• 17 valid addressing modes BX BP

SI DI D IS P

Addressing mode examples

89 D8 OP MODE

Move to AX the 16-bit value in BX

MOV AX, BX Register

Memory Contents Comment

Instruction Addressing

Mode

89 F8 OP MODE

Move to AX the 16-bit value in DI

MOV AX, DI Register

88 C4 OP MODE

Move to AL the 8-bit value in AX

MOV AH, AL Register

B4 12 OP DATA8

Move to AH the 8-bit value 12H

MOV AH, 12h Immediate

B8 34 OP DATA16 Move to AX the value 1234h

MOV AX, 1234h Immediate

B8 lsb msb OP DATA16 Move to AX the constant defined as

CONST

MOV AX, CONST Immediate

B8 lsb msb OP DATA16 Move to AX the address or offset of

the variable X

MOV AX, X Immediate

A1 34 12 OP DISP16 Move to AX the value at memory

location 1234h

MOV AX, [1234h] Direct

A1 lsb msb OP DISP16 Move to AX the value in memory

location DS:X

MOV AX, [X] Direct

Addressing mode examples

A3 lsb msb OP DATA16 Move to the memory location

pointed to by DS:X the value in AX

MOV [X], AX Direct

Memory Contents Comment

Instruction Addressing

Mode

8B 05 OP MODE

Move to AX the 16-bit value pointed to by DS:DI

MOV AX, [DI] Indexed

89 05 OP MODE

Move to address DS:DI the 16-bit value in AX

MOV [DI], AX Indexed

8B 07 OP MODE

Move to AX the 16-bit value pointed to by DS:BX

MOV AX, [BX] Register

Indirect

89 07 OP MODE

Move to the memory address DS:BX the 16-bit value stored in AX

MOV [BX], AX Register

Indirect

89 46 OP MODE

Move to memory address SS:BP the 16-bit value in AX

MOV [BP], AX Register

Indirect

8B 87 lsb msbOP MODE Move to AX the value in memory at

DS:BX + TAB

MOV AX, TAB[BX] Register

Relative

89 87 lsb msbOP DISP16 Move value in AX to memory

address DS:BX + TAB

MOV TAB[BX], AX Register

Relative

8B 01 OP MODE

Move to AX the value in memory at DS:BX + DI

MOV AX, [BX + DI] Base Plus

Index

DISP16

MODE

(5)

Addressing mode examples

89 01 OP MODE

Move to the memory location pointed to by DS:X the value in AX

MOV [BX + DI], AX Base Plus

Index

Memory Contents Comment

Instruction Addressing

Mode

8B 81 34 12 OP MODE Move word in memory location

DS:BX + DI + 1234h to AX register

MOV AX, [BX + DI + 1234h] Base Rel

Plus Index DISP16

C7 81 34 12 78 56 Move immediate value 5678h to

memory location BX + DI + 1234h MOV word [BX + DI +

1234h], 5678h

Base Rel Plus Index

Machine language

• Everything (instructions, operands, data) is translated to bytes stored in memory

• You need to be able to interpret the meaning of these bytes to debug your programs

• In particular, we need to learn the format of instructions so that we can interpret the bytes that correspond to instructions in memory

• x86 instructions are complex, they vary in size from 1 byte to 13 bytes

Generic instruction format

Opcode Mode Displacement Data/Immediate

No operands Example: NOP OP

OP DATA8

OP DATA16

OP OP OP

DISP8 DISP16 MODE MODE

OP DISP8

MODE

OP DISP16

w/8-bit data Example: MOV AL, 15 w/16-bit data Example: MOV AX, 1234h w/8-bit displacement Example: JE +45 w/16-bit displacement Example: MOV AL, [1234h]

w/mode – register to register Example: MOV AL, AH w/mode & 8-bit displacement Example: MOV [BX + 12], AX w/mode & 16-bit displacement Example: MOV [BX+1234], AX

Instruction Basics

• Each instruction can have only one operand that points to a memory location

• The sizes of the operands of an instruction must match

• The mode byte encodes which registers are used by the instruction

• If the data size used is ambiguous you have to specify it!

– MOV BYTE [BX], 12h – MOV [BX], W ORD 12h

Anatomy of an instruction

• Opcode contains the type of instruction we execute plus two special bits, D and W

• The mode byte is used only in instructions that use register addressing modes and encodes the source and destination for instructions with two operands

• D stands for direction and defines the data flow of the instruction

– D=0, data flows from REG to R/M – D=1, data flows from R/M to REG

• W stands for the size of data – W=0, byte-sized data

– W=1, word (in real mode) or double-word sized (in protected mode)

D W

OPCODE

MOD REG R/M

Opcode Mode Displacement Data/Immediate

Anatomy of an instruction

• MOD field specifies the addressing mode

• 00 – no displacement

• 01 – 8-bit displacement, sign extended

• 10 – 16-bit displacement

• 11 – R/M is a register, register addressing mode

• If MOD is 00,01, or 10, the R/M field selects one of the memory addressing modes

D W

OPCODE

MOD REG R/M

Opcode Mode Displacement Data/Immediate

(6)

Registers in the REG and R/M fields

Code W=0 (Byte) W=1 (Word) W=1 (DWord)

000 AL AX EAX

001 CL CX ECX

010 DL DX EDX

011 BL BX EBX

100 AH SP ESP

101 CH BP EBP

110 DH SI ESI

111 BH DI EDI

Example

• Consider the instruction 8BECh

• 1000 1011 1110 1100 binary

• Opcode 100010 -> MOV

• D=1 data goes from R/M to REG

• W=1 data is word-sized

• MOD=11, register addressing

• REG=101 destination, R/M=100 source

• MOV BP, SP

Code W=0 W=1 W=1

000 AL AX EAX

001 CL CX ECX

010 DL DX EDX

011 BL BX EBX

100 AH SP ESP

101 CH BP EBP

110 DH SI ESI

111 BH DI EDI

Displacement addressing

• If MOD is 00, 01, or 10 R/M has an entirely different meaning

R/M Code Function 000 DS:BX+SI 001 DS:BX+DI 010 SS:BP+SI 011 SS:BP+DI

100 DS:SI

101 DS:DI

110 SS:BP

111 DS:BX

00 MOD

01

FUNCTION

10 11

No displacement 8-bit sign-extended displacement 16-bit displacement R/M is a register (register addressing mode)

Examples:

If MOD=00 and R/M=101 mode is [DI]

If MOD=01 and R/M=101 mode is [DI+33h]

If MODE=10 and R/M=101 modes is [DI+2233h]

Example

• Instruction 8A15h

• 1000 1010 0001 0101

• Opcode 100010 -> MOV

• D=1, data flows from R/M to REG

• W=0, 8-bit argument

• MOD=00 (no displacement)

• REG=010 (DL)

• REG=101 ([DI] addressing mode)

• MOV DL, [DI]

Code W=0 W=1 W=1

000 AL AX EAX

001 CL CX ECX

010 DL DX EDX

011 BL BX EBX

100 AH SP ESP

101 CH BP EBP

110 DH SI ESI

111 BH DI EDI

R/M Code Function 000 DS:BX+SI 001 DS:BX+DI 010 SS:BP+SI 011 SS:BP+DI

100 DS:SI

101 DS:DI

110 SS:BP

111 DS:BX

Direct Addressing Mode

• MOD is always 00

• R/M is always 110

• REG encodes the register to/from we take data as usual

• Third byte contains the lower-order bytes of the displacement, fourth byte contains the high order byte of the displacement

Direct Addressing

• Example: 8816 00 10

• 1000 1000 0001 0110 0000 0000 0001 0000

• Opcode 100010 -> MOV

• W=0 (byte-sized data)

• D=0 data flows from REG

• MOD 00, REG=010 (DL), R/M=110

• Low-order byte of displacement 00

• High-order byte of displacement 10

• MOV [1000h], DL

Code W=0 W=1 W=1

000 AL AX EAX

001 CL CX ECX

010 DL DX EDX

011 BL BX EBX

100 AH SP ESP

101 CH BP EBP

110 DH SI ESI

111 BH DI EDI

(7)

Oops

• R/M=110 points to BP when MOD=00!

• What happens with MOV DL, [BP]

– No displacement, MOD=00 – [BP] addressing mode, R/M=110

• Hack…

– MOV DL,[BP+0]

– MOD=01 (8-bit displacement) – R/M=110

– This also means that MOV [BP] instructions are at least three bytes long (there is always a displacement even if it is 00)

Immediate addressing

• MOV WORD [BX+1000h], 1234h

110001 1 1 10 00 01 11

1 00 00 0 0 0 0 0 0 0 0 0 0 0

OPCODE W MOD R/M

Displace ment-low Displacement-high

Byte 1 Byte 2

1 00 10 0 0 0 0 0 1 0 1 1 0 0

Data-low Data-high

Byte 3 Byte 4

Byte 5 Byte 6

R/M Code Function 000 DS:BX+SI 001 DS:BX+DI 010 SS:BP+SI 011 SS:BP+DI

100 DS:SI

101 DS:DI

110 SS:BP

111 DS:BX

Segment MOV instructions

• Different opcode 100011

• Segments are selected by setting the REG field

REG Code Segment reg.

000 ES

001 CS

010 SS

011 DS

100 FS

101 GS

Example MOV BX, CS Opcode 10001100

MOD=11 (register addressing) REG=001 (CS)

R/M=011 (BX) 8CCB

Try the examples with MOV

MP0 due Wednesday 5.00 p.m.

References

Related documents

The address resolution protocol (ARP) is used to associate the 32 bit IP address with the 48 bit physical address, used by a host or a router to find the physical address of

Drawing upon years of ex- tensive travel, field research, and personal interviews with craftsmen and scholars in Cen- tral Asia, Chris Martens has pro- duced a magnificent book to

Federal Form 1040 individual tax return for each year as required  Has not previously reported accrued but undistributed income from the plan on

• On a 64-bit Windows operating system, disabling the “Enable Protected Mode” option will start the Internet Explorer in 32-bit mode. • On a 32-bit Windows operating system,

Compatibility mode allows to run unmodified 32-bit binaries in a 64-bit environment (no 16-bit binaries!) Almost equal to 32-bit protected mode (including segmentation!).

This revolutionary method for creating 3D models with the use of inkjet technology saves time and cost by eliminating the need to design; print and glue together separate model

▪ 32-bit address limits led Intel to create page address extension ( PAE ), allowing 32-bit apps access to more than 4GB of physical memory space. • Paging went to a

Variable refresh rate technologies such as Project FreeSync address these issues by dynamically changing the display refresh rate in response to the rendering frame rate of the