• No results found

Ettus Research Products and Roadmap 2011

N/A
N/A
Protected

Academic year: 2021

Share "Ettus Research Products and Roadmap 2011"

Copied!
31
0
0

Loading.... (view fulltext now)

Full text

(1)

Ettus Research Products and Roadmap 2011

Matt Ettus

<[email protected]>

Ettus Research

(2)

Outline

1 Introduction 2 The USRP Family 3 Existing Products 4 New Products

(3)

Outline

1 Introduction 2 The USRP Family 3 Existing Products 4 New Products

(4)

Introduction

Ettus Research founded in 2004

Acquired by National Instruments in Feb 2010 Now operating as a wholly-owned subsidiary Based in Mountain View, CA

(5)

Build a community of users Keep a very low overhead

Fit into the niche between consumer-level and test equipment level price and performance

Engineering Model

Use mid-sized, low-cost FPGAs

Allow user to reprogram, build o of our open-source IP

Leverage from, and give back to the Open Source community Rapid design turnaround, keep up with the latest chips and capabilities

(6)

Outline

1 Introduction 2 The USRP Family 3 Existing Products 4 New Products

(7)

Goals

Very low cost

Interchangeable RF sections Wide bandwidth

Extreme exibility MIMO-capability

Create a community of user-developers Developed in parallel with GNU Radio Don't constrain what the user does

(8)

Architecture

USRP Motherboard interfaces computer to analog

Bus or network interface to host FPGA

Dual high-speed ADCs and DACs for Quadrature signals Low speed ADCs and DACs for RSSI, gain ctrl, etc. Clock generation

GPIOs, I2C, SPI

Interchangeable daughterboards convert analog baseband to RF

Quadrature Up/Downconverters VCO/PLL for LO

(9)
(10)

UHD

Works on Linux, Mac, Windows

Using CMAKE for cross-platform build system

Windows build with Visual Studio, Cygwin, MinGW

LabVIEW, Simulink, GNU Radio, OpenBTS, and OSSIE all support UHD now

Supports all of our hardware transparently Dual-license model (GPL + Other) Handles arbitrary MIMO congurations

(11)

FPGA Design

Digital up- and downconverters

CORDIC algorithm

Decimation and Interpolation

CIC and halfband lters

Data formatting, packetizing, and bus interfacing Daughterboard Control

Precise timing

(12)

Outline

1 Introduction 2 The USRP Family 3 Existing Products 4 New Products

(13)

USRP1

Introduced in 2005 USB 2.0 Interface

8 MHz of RF bandwidth at 16 bits per sample

Altera Cyclone I FPGA

64 MS/s 12-bit ADCs, 128 MS/s 14-bit DACs 2x2 MIMO capable

(14)
(15)

USRP2, N200-series

Gigabit Ethernet interface

25 MHz of RF bandwidth at 16 bit samples

Xilinx Spartan 3-2000 FPGA (USRP2)

Xilinx Spartan 3A DSP 1800A (N200) or 3400A (N210) 100 MS/s 14-bit ADCs, 400 MS/s 16-bit DACs

External 10 MHz reference and PPS input MIMO Expansion

Support for in-box GPSDO $1400-$1700

(16)
(17)

USRP E100-series

Embedded computer built-in OMAP3530

720 MHz ARM Cortex A8 with oating point SIMD extensions 520 MHz TI C64x xed-point DSP

Spartan 3A DSP (-1800 on E100, -3400 on E110) High-speed bus between FPGA and OMAP Audio In/Out, HDMI video

10/100 Ethernet

(18)
(19)
(20)
(21)
(22)

USRP Embedded Highlights

Runs REAL Linux

No need to choose between GPP, DSP, or FPGA processing Can develop directly on E100/E110

Develop on desktop with USRP1/2/N210, deploy (same code!) on Embedded

Uses UHD

Low power, no laptop

(23)

Embedded Usage Model

Network testbeds Wireless sensor nodes Public safety nodes Picocells

(24)

Daughterboards

BasicRX and BasicTX  Transformer-coupled breakout board LFRX and LFTX  Dual DC-30 MHz

TVRX2  Dual 50 MHz to 860 MHz receive-only DBSRX2  800 MHz to 2.4 GHz receive-only RFX (all full duplex, 50-100 mW output power)

RFX900  800-1000 MHz RFX1200  1100-1400 MHz RFX1800  1500-2100 MHz RFX2400  2300-2900 MHz XCVR2450  2.4-2.5 GHz, 4.9-5.9 GHz WBX  50 MHz to 2.2 GHz, Full duplex SBX  400 MHz to 4.4 GHz, Full duplex

(25)

Outline

1 Introduction 2 The USRP Family 3 Existing Products 4 New Products

(26)

E1x0 revision

E110 Large FPGA version available

Spartan 3A-DSP 3400 like N210

(27)

B100

Modernized version of USRP1 Xilinx Spartan 3A-1400 FPGA

Supports a common architecture with N2x0 and E1x0 series Supports all UHD capabilities

USB 2.0 Interface

8 MHz of RF bandwidth at 16 bits per sample 64 MS/s 12-bit ADCs, 128 MS/s 14-bit DACs Flexible Clocking like E1x0

10 MHz and 1 PPS inputs Onboard TCXO

(28)

CBX

Full duplex RF transceiver 2 GHz to 6 GHz RF coverage 50 to 100mW output power

Similar architecture to WBX and SBX Coming end of 2011

(29)

WCDMA GDB

Grand-daughterboard for WBX 1W (peak) ampliers

All diplexers and lters for UMTS bands II, IV, V

Covers all US mobile phone bands

GPS band lter for GPS receive Great for making Femtocells Coming Q1 2012

(30)

QR-210

4-Way Receive, 700 MHz-4 GHz

8-Way IF-input version on request

Very high linearity, low noise Extremely low phase noise

50-60 MHz instantaneous BW on each antenna Virtex 5

(31)

Future Directions

Four product areas

Ultra-Low cost devices

High bandwidth and dynamic range devices Embedded devices

References

Related documents