• No results found

A Novel Power Reduction Technique for CMOS Circuits using Voltage Scaling and Transistor Gating

N/A
N/A
Protected

Academic year: 2020

Share "A Novel Power Reduction Technique for CMOS Circuits using Voltage Scaling and Transistor Gating"

Copied!
5
0
0

Loading.... (view fulltext now)

Full text

Loading

Figure

Fig 1: Voltage Scaling and Charge Sharing Circuit
Fig 3: Proposed VS-TG Technique
Table 1. Power consumption of 2-input NOR gate at 10 °C
Table 3. Power consumption of 2-input NOR gate at 30 °C

References

Related documents

The INDRA collaboration investigated the symmetry energy term of nuclear EOS by detailed study of the isotopic distributions of the projectile like frag- ments (PLF) measured in

Abstract—A novel microstrip resonator, uniplanar double spiral resonant cell (UDSRC) is analytically investigated to access the controllability of its bandstop property and one

In particular in the North of the country the traditional use of medicinal dates back as far as the first millennium B.C. Both healers, and the wider population, often buy

In this pilot randomized, double-blind, controlled trial, orally delivered HA in the form of a dietary supplement appeared to have some efficacy for pain relief in subjects

asexuality rate ( ␦ ), variance of asexual ( C ) and sexual ( K ) reproductive contributions of individuals, correlation between asexual and sexual contributions ( ␳ ck), selfing rate

We introduce the notion of sensible fuzzy ideals of BCK-algebras with respect to a t -conorm and investigate some of their properties.. Some properties of the direct product and

In this paper, the author proposed a new location based energy efficient scheme with AODV (DREAM-EAODV) protocol. In this scheme, energy dependent nodes route the information

Even though many scientists have demonstrated crucial differences between mortality scenarios in terms of life expectancy at birth (often a scenario variable in population