Low Power – Area Efficient Multiplexer Restructuring for VLSI Implementation
B. Samiksha
PG Student,Jyothishmathi institute of technology and science [email protected]
M. Sathish
Associate Professor , Jyothishmathi institute of technology and science
Abstract
The area of logic is attracting much attention of researchers at the present time. Logic concept of digital circuit designing is getting hold of wide scope in the area of nanotechnology, quantum computing, signal processing, optical computing etc due to its capability to design low power loss digital circuits. In this paper a noble MUX is proposed. Various classical operations by this proposed gate are shown here. This paper also proposes 2:1 MUX, 4:1 MUX, 8:1 MUX and the design for FPGA architecture.
Technology mapping optimizations that target the proposed architectures are also perform within Xilinx software. Both for complex logic block and routing area while maintaining mapping depth, the nominated architecture of this paper analyze the logic size, area and power consumption using Xilinx .
1. INTRODUCTION
A field-programmable entryway exhibit (FPGA) is a square of programmable rationale that can used to actualize multi-level rationale capacities.
FPGAs are most ordinarily utilized as independent item chips that can be customized to execute substantial capacities. Be that as it may, little pieces of FPGA rationale is a valuable segment on-chip to enable the client of the chip to redo some portion of the chip's sensible capacity. A FPGA piece executes both combinational rationale capacities and interconnect to develop multi-level rationale capacities. For programming the FPGA's there are numerous assortments of advancements, however a large portion of the rationale forms are probably not going to execute against wires or comparable hard programming All the time history of field-programmable door clusters (FPGAs), query tables are the significant rationale component (LE) used to acknowledge combinational rationale. A N- input LUT is bland and extensile to actualize any N-input Boolean capacity.
The utilization of LUTs make more straightforward innovation mapping as the issue is lessened to a chart covering issue. Be that as it may, an extending zone cost is paid as bigger LUTs are considered. The estimation of N is scope of 4 and 6 is ordinarily found in industry and the scholarly community, and this range has been set up to offer a decent region/execution trade off. As of late, the majority of the works have investigated other FPGA LE designs for enhanced execution to close the huge hole amongst FPGAs and application-particular coordinated circuits (ASICs)
1.1 LOOKUP TABLES
The fundamental strategy used to manufacture a combinational rationale square (CLB) additionally called a rationale component in a SRAM-based FPGA is the query table (LUT). According to the beneath Fig 1, the query table is a Static Random Access
Memory and is utilized to execute a fact table. Each address in the SRAM speaks to a combinational contributions to the rationale component. The esteem put away in the address speaks to the estimation of the capacity for that information blend. A n-input work requires a SRAM
with areas.
Fig 1: Lockup table
2 .LITERATURE REVIEW
The presents an in-depth treatment of various power reduction and speed enhancement techniques based on multiple supply and threshold voltages. A detailed discussion of the sources of power consumption in CMOS circuits will be provided whilst focusing primarily on identifying the mechanisms by which sub-threshold and gate oxide leakage currents are generated. The authors present a comprehensive review of state-of-the-art dynamic, static supply and threshold voltage scaling techniques and discuss the pros and cons of supply and threshold voltage scaling techniques.
.In this brief, a new low-power level shifter (LS) is presented for robust logic voltage shifting from near/sub-threshold to above-threshold domain. The new circuit combines the multi-threshold CMOS technique along with novel topological modifications to guarantee a wide voltage conversion range with limited static power and total energy consumption. When implemented in a 90-nm technology process, the proposed design reliably converts 180-mV input signals into 1-V output signals, while maintaining operational frequencies above 1-MHz, also taking into account process-voltage- temperature
variations.Post-layout simulation results demonstrate that the new LS reaches a propagation delay less than 22 ns, a static power dissipation of only 6.4 nW, and a total energy per transition of only 74 fJ for a 0.2-V 1-MHz input pulse.
Employing multiple supply voltages (multi- V DD ) is an effective technique for reducing the power consumption without sacrificing speed in an integrated circuit (IC). In order to transfer signals among the circuits operating at different voltage levels specialized voltage interface circuits are required. Two novel multi-threshold voltage (multi-V th ) level converters are proposed in this paper. The new multi-V th level converters are compared with the previously published circuits for operation at different supply voltages. When the circuits are individually optimized for minimum power consumption, the proposed level converters offer significant power savings of up to 70% as compared to the previously published circuits. Alternatively, when the circuits are individually optimized for minimum propagation delay, the speed is enhanced by up to 78% with the proposed voltage interface circuits in a 0.18- mum TSMC CMOS technolog
This brief presents a fast energy-efficient level converter capable of converting an input signal from subthreshold voltages up to the nominal supply voltage. Measured results
from a 130-nm test chip show robust conversion from 188 mV to 1.2 V with no intermediate supplies required. A combination of circuit methods makes the converter robust to the large variations in the current characteristics of subthreshold circuits. To support dynamic voltage scaling, the level converter can upconvert an input at any voltage within this range to 1.2 V.
Level shifters (LS) are crucial interface circuits for multisupply voltage designs, and it is challenging to achieve both robust and efficient level conversion from subthreshold to aforementioned threshold. In this brief, we propose two circuit techniques for a novel subthreshold LS with wide conversion range. First, we introduce a novel LS circuit with NMOS-diode-based current limiter for current contention reduction to achieve robust and efficient level conversion. Second, we explore the inverse narrow width effect to increase the drivability of the pull-down devices for delay reduction. When implemented in a commercial 65-nm MTCMOS process, the proposed LS achieves robust conversion from deep subthreshold (sub-100 mV) to nominal supply voltage (1.2 V). For the target conversion from 0.3 to 1.2 V, the proposed LS shows on average 25.1-ns propagation delay, 30.7-fJ energy efficiency, and 2.5-nW leakage power across 25 test chips.
3. PROPOSED ARCHITECTURES
A. MUX4: 4-to-1 Multiplexer Logic Element
The MUX4 LE appeared in Figure. 3 comprises of a 4-to-1 MUX with discretionary reversal on its information sources that permit the acknowledgment of any {2,3}-input work, some {4,5} input capacities, and one 6-input work a 4-to-1 MUX itself with discretionary reversal on the information inputs. A 4-to-1 MUX matches the information stick tally of a 6-LUT, taking into consideration reasonable examinations concerning the network and intra group directing. Any two-input Boolean capacity can be effectively executed in the MUX4: the two capacity information sources can be attached to the select lines and reality table esteems (rationale 0or rationale can be directed to the information inputs as needs be. For three-input capacities; consider that Shannon decay around one variable produces cofactors with at most two factors. A moment disintegration of the co factors around one of their two outstanding factors produces cofactors with at most one variable. Such singlevariable cofactors can be bolstered to the information inputs (the discretionary reversal might be required), with the disintegration factors encouraging the select sources of info. Moreover, elements of more than four sources of info can be executed in the MUX4 as long as Shannon deterioration concerning any two data sources produces cofactors with at most one information.
Figure.3. MUX4 LE depicting optional data input inversions
B. Logic Elements andMUX4-Based Variants
Two groups of designs were made: Without fracturable LEs and With fracturable LEs.
The fracturable Les allude to a design component on which at least one rationale capacities can be alternatively mapped.
Nonfracturable LEs allude to a design component on which just a single rationale work is mapped. In the nonfracturable designs, the MUX4 component appeared in Fig. 3 is utilized together with nonfracturable 6-LUTs. This component has an indistinguishable number of contributions from a 6- LUT loaning for reasonable examination as for the information availability. For the fracturable design, we consider an eight-input LE, firmly coordinated with the versatile rationale module in late Altera Stratix FPGA families. For the MUX4 variation, Dual MUX4, we utilize two MUX4s inside a solitary eight-input LE. In the setup, appeared in Fig. 4, the two MUX4s are wired to have devoted select sources of info and shared information inputs. This arrangement enables this structure to outline free (no common sources of info) three-input capacities, while bigger capacities might be mapped subject to the mutual contributions between the two capacities. An engineering in which a 4-to-1 MUX (MUX4) is cracked into two littler 2-to-1 MUXs was considered.
Processing with memory stages are commonly used to give the advantage of equipment reconfigurability. Reconfigurable registering stages offer focal points as far as decreased outline cost, early timeto- showcase, quick prototyping and effortlessly adjustable equipment frameworks. FPGAs show a well known reconfigurable registering stage for executing advanced circuits. They take after an absolutely spatial processing model. The essential structure of the FPGAs has kept on comprising of two-dimensional cluster of Configurable Logic squares (CLBs) and a programmable interconnect network. FPGA execution and power dispersal is to a great extent overwhelmed by the expound programmable interconnect (PI) design.
A powerful method for lessening the effect of the PI
design in FPGA is to put little LUTs in closeness (alluded as bunches). Because of the advantages of FPGA engineering, major FPGA merchants have consolidated it in their business items. Examinations have likewise been made to decrease the overhead because of PI in fine-grained FPGAs by mapping bigger multi-input multi-yield LUTs to inserted memory pieces. In spite of the fact that it takes after a comparable spatial processing model, some portion of the rationale capacities are executed utilizing inserted
memory squares while the rest of the part acknowledged utilizing littler LUTs. Such a heterogeneous mapping can enhance the range and execution by diminishing the commitment of programmable interconnects. In spite of the simply spatial figuring model of FPGA, a reconfigurable processing stage that utilizes a transient registering model (or a blend of both worldly and spatial) has additionally been researched with regards to enhancing execution and vitality over regular FPGA. These stages, alluded as Memory Based Computing (MBC), utilize thick two-dimensional memory exhibit to store the LUTs. Such systems depend on breaking an intricate capacity (f) into little sub-capacities;
speaking to the sub-capacities as into multi-input, multi-yield LUTs in the memory exhibit; and assessing the capacity f over different cycles. MBC can use on the high thickness, low power and superior points of interest of nanoscale memory. Each figuring component fuses a two-dimensional memory cluster for putting away LUTs, a little controller for sequencing assessment of sub-capacities and an arrangement of
impermanent registers to hold the middle of the road yields from singular allotments. A quick, neighborhood steering system inside each figuring square creates the address for LUT get to. Different such processing components can be spatially associated utilizing FPGA-like programmable interconnect design to empower mapping of extensive capacities. The nearby time-multiplexed execution inside the registering components can definitely decrease the prerequisite of programmable interconnects prompting substantial change in vitality defer item and better versatility of execution crosswise over innovation eras.
4 .RESULTS Synthesis Results:
5. Conclusion
We have proposed a new hybrid CLB architecture containing MUX4 hard MUX elements for efficientare and mapping to these architectures. Weighting of MUX4-embeddable functions with our Mux Map technique combined with a select mapping strategy provided aid to circuits with low natural MUX4- embeddable ratios.
6. Future scope
In extension work the anti symmetric product coding (APC) and odd-multiplestorage (OMS) techniques for lookup-table (LUT) design for memory-based multipliers to be used in digital signal processing applications. Each of these techniques results in the reduction of the LUT size by a factor of two. In this brief, we present a different form of APC and a modified OMS scheme, in order to combine them for efficient memory-based multiplication.
REFERENCES
[1] Volkan Kursun and Eby G. Friedman, “Multi-voltage CMOS Circuit Design”, ISBN:978-0-470- 01023-5, Wiley Publications
[2] Marco Lanuzza, Pasquale Corsonello and Stefania Perri, “Low Power Level Shifter for Multi-Supply Voltage Designs”, IEEE Transactions on Circuits and Systems II: Express Briefs, DOI:
10.1109/TCSII.2012.2231037, Volume:59, Issue:12, Page(s): 922-926, December-2012
[3] Sherif A. Tawfik and Volkan Kursun, “Low Power and High Speed Multi Threshold Voltage Interface Circuits”, IEEE Transactions on Very Large Scale Integration Systems, DOI:
10.1109/TVLSI.2008.2006793, Volume: 17, Issue:5, Page(s):638-645, April-2009
[4] Stuary N. Wooters, Benton H. Calhoun and Travis N. Blalock, “An Energy- Efficient Sub-threshold Level Converter in 130nm CMOS”, IEEE Transactions on Circuits and Systems II: Express Briefs, DOI: 10.1109/TCSII.2010.2043471, vol:57, no:4, Page(s):290-294, April-2010
[5] Wenfeng Zhao, et al, “A 65nm 25.1ns 30.7fJ Robust Sub-threshold Level Shifter with Wide conversion Range”, IEEE Transactions on Circuits and Systems II: Express Briefs, DOI:10.1109/TCSII.2015.2406354, Volume: 62, Issue:7, Page(s):671-675, July-2015
[6] Marco Lanuzza, Pasquale Corsonello and Stefania Perri, “Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs”, IEEE Transactions on Very Large Scale Integration Systems, DOI:10.1109/TVLSI.2014.2308400, vol:23, no:2, p:388-391, Feb-2015
[7] Sarvesh H. Kulkarni and Dennis Sylvester, “High Performance Level Conversion for Dual VDD Design”, IEEE Transactions on Very Large Scale Integration Systems, vol:12, no:9, pp(s):926-936, Sept-2004
[8] Shien Chun Luo, et al, “A Wide Range Level Shifter Using a Modified Wilson Current Mirror Hybrid Buffer”, IEEE Transactions on Circuits and Systems I: Regular Papers, DOI:10.1109/TCSI.2013.2295015, vol:61, no:6, pp(s):1656-1665, June-2014
[9] Sven Lutkemeier and Ulrich Ruckert, “A Subthreshold to Above-Threshold Level Shifter Comprising a Wilson Current Mirror”, IEEE Transactions on Circuits and Systems II: Express Briefs, DOI:10.1109/TCSII.2010.2056110, vol:57, no:9, pp(s):721-724, Sept-2010
[10] Jun Zhou, et al, “An Ultra-Low Voltage Level Shifter using Revised Wilson Current Mirror for Fast and Energy Efficient Wide Range Voltage Conversion from Sub-threshold to I/O Voltage”, IEEE Transactions on Circuits and Systems I: Regular Papers, DOI:10.1109/TCSI.2014.2380691, Volume: 62, Issue:3, Page(s):697-706, March-2015
[11] S. Rasool Hosseini, Mehdi Saberi and Reza Lotfi, “A Low Power Subthreshold to Above-threshold Voltage Level Shifter”, IEEE Transactions on Circuits and Systems II: Express Briefs, vol:61, no:10, pp(s):753-757, Oct- 2014
[12] Fujio Ishihara, Farhana Sheikh and Borivoje Nikolic, “Level Conversion for Dual Supply Systems”, IEEE Transactions on Very Large Scale Integration Systems, DOI:10.1109/TVLSI.2003.821548, Volume:12, Issue:2, Page(s):185-195, February-2004
[13] Marco Lanuzza, et al, “An Ultralow Voltage Energy Efficient Level Shifter”, IEEE Transactions on Circuits and Systems II: Express Briefs, DOI:10.1109/TCSII.2016.2538724, Volume:64, Issue:1, Page(s):61-65, January-2017
[14] https://en.wikipedia.org/wiki/Spectre_Circuit_Simulator
