• No results found

Energy-efficient hardware design based on high-level synthesis

N/A
N/A
Protected

Academic year: 2021

Share "Energy-efficient hardware design based on high-level synthesis"

Copied!
109
0
0

Loading.... (view fulltext now)

Full text

Loading

Figure

Fig. 1.1 Power saving vs design effort over different levels of a design flow
Fig. 1.2 Power versus Technology in CMOS
Fig. 1.3 Overview of HLS based low power design methodology
Fig. 2.1 A Typical Heterogeneous System Architecture
+7

References

Related documents

For each pair, the same context photograph that accompanied it in the first study phase was later re-presented together with the cue on both cued-recall tests (see Fig. The

Amino acid sequence identities (%) of eleven proteins of a novel pigeon rotavirus to representatives of other rotavirus species (A-H) belonging to the genus Rotavirus.. *A major

These Operations Audits are very detailed and cover and assess every area of the restaurant under the standards established for Food Safety, Cleanliness, Quality, Customer

The proposition we develop in this paper is the following: mobility, ICT use and modularity reduce the need for geographical proximity and favour relocations but, in order to

A randomized placebo-controlled study of 60 chronic tension-type patients with BTX-A administered in the frontal and temporal muscles did not demonstrate a significant reduction in

South European welfare regimes had the largest health inequalities (with an exception of a smaller rate difference for limiting longstanding illness), while countries with

Kreiser, Kelsey, "Collecting the Past: Using a Private Collection of Artifacts to Assess Prehistoric Occupation of the Chipola River Valley in Northwest Florida"