• No results found

Hitachi Travelstar Z5K320. Hard Disk Drive Specification. Hitachi Global Storage Technologies. 2.5 inch SATA hard disk drive

N/A
N/A
Protected

Academic year: 2021

Share "Hitachi Travelstar Z5K320. Hard Disk Drive Specification. Hitachi Global Storage Technologies. 2.5 inch SATA hard disk drive"

Copied!
174
0
0

Loading.... (view fulltext now)

Full text

(1)

Hitachi Global Storage Technologies

Hard Disk Drive Specification

Hitachi Travelstar Z5K320

2.5 inch SATA hard disk drive

Models: HTS543232A7A384

HTS543225A7A384

HTS543216A7A384

(2)

The 1st Edition (Revision 1.0) (18 May 2010) The 2nd Edition (Revision 1.1) (01 July 2010) The 3rd Edition (Revision 1.2) (01 September 2010) The 4th Edition (Revision 1.3) (28 February 2011)

The following paragraph does not apply to the United Kingdom or any country where such provisions are inconsistent with local law: HITACHI GLOBAL STORAGE TECHNOLOGIES PROVIDES THIS PUBLICATION "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Some states do not allow disclaimer or express or implied warranties in certain transactions, therefore, this statement may not apply to you.

This publication could include technical inaccuracies or typographical errors. Changes are periodically made to the information herein; these changes will be incorporated in new editions of the publication. Hitachi may make improvements or changes in any products or programs described in this publication at any time.

It is possible that this publication may contain reference to, or information about, Hitachi products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that Hitachi intends to announce such Hitachi products, programming, or services in your country.

Technical information about this product is available by contacting your local Hitachi Global Storage Technologies representative or on the Internet at http://www.hitachigst.com

Hitachi Global Storage Technologies may have patents or pending patent applications covering subject matter in this document. The furnishing of this document does not give you any license to these patents.

©Copyright Hitachi Global Storage Technologies

Note to U.S. Government Users —Documentation related to restricted rights —Use, duplication or disclosure is subject to restrictions set forth in GSA ADP Schedule Contract with Hitachi Global Storage Technologies.

(3)

Table of Contents

1GENERAL...9 1.1 Introduction ...9 1.2 Abbreviations...9 1.3 References ...12 1.4 General caution ...12

1.5 Drive handling precautions ...12

2OUTLINE OF THE DRIVE...13

PART 1 FUNCTION SPECIFICATION ...14

3FIXED DISK SUBSYSTEM DESCRIPTION...15

3.1 Control Electronics ...15

3.2 Head disk assembly data ...15

4FIXED DISK CHARACTERISTICS...16

Formatted capacity by model number ...16

4.1 ...16

4.2 Data sheet ...16

4.3 Cylinder allocation ...17

4.4 Performance characteristics ...18

5DATA INTEGRITY...22

5.1 Data loss on power off ...22

5.2 Write Cache ...22

5.3 Equipment status ...22

5.4 WRITE safety...22

5.5 Data buffer test...23

5.6 Error recovery...23 5.7 Automatic reallocation ...23 5.8 ECC ...23 6SPECIFICATION...24 6.1 Environment ...24 6.2 DC power requirements ...26 6.3 Reliability...27 6.4 Mechanical specifications...30

6.5 Vibration and shock...32

6.6 Acoustics...34

6.7 Identification labels...35

6.8 Electromagnetic compatibility...35

6.9 Safety...36

6.10 Packaging...36

6.11 Substance restriction requirements ...36

7ELECTRICAL INTERFACE SPECIFICATIONS...37

7.1 Cabling ...37

7.2 Interface connector ...37

7.3 Signal definitions...38

PART 2 INTERFACE SPECIFICATION...40

8GENERAL...41

8.1 Introduction ...41

8.2 Terminology ...41

(4)

11.6 Features Register ...46

11.7 LBA High Register ...46

11.8 LBA Low Register...46

11.9 LBA Mid Register...46

11.10 Sector Count Register...47

11.11 Status Register...47

12GENERAL OPERATION DESCRIPTIONS...48

12.1 Reset Response ...48

12.2 Diagnostic and Reset considerations...49

12.3 Power-off considerations ...50

12.4 Sector Addressing Mode...51

12.5 Power Management Feature ...52

12.6 Advanced Power Management (Adaptive Battery Life Extender 3) Feature...53

12.7 Interface Power Management Mode (Slumber and Partial)...54

12.8 S.M.A.R.T. Function...55

12.9 Security Mode Feature Set ...56

12.10 Protected Area Function...62

12.11 Write Cache Function...64

12.12 Reassign Function...65

12.13 48-bit Address Feature Set...66

12.14 Software Setting Preservation Feature Set ...67

12.15 Native Command Queuing...68

12.16 SMART Command Transport (SCT)...68

13COMMAND PROTOCOL...69

13.1 Data In Commands ...69

13.2 Data Out Commands...69

13.3 Non-Data Commands ...70

13.4 DMA Data Transfer Commands...71

13.5 First-parity DMA Commands...71

14COMMAND DESCRIPTIONS...72

14.1 Check Power Mode (E5h/98h)...76

14.2 Device Configuration Overlay (B1h) ...77

14.3 Download Microcode (92h) ...81

14.4 Execute Device Diagnostic (90h) ...83

14.5 Flush Cache (E7h) ...84

14.6 Flush Cache Ext (EAh)...85

14.7 Format Track (50h: Vendor Specific) ...86

14.8 Format Unit (F7h: Vendor Specific) ...87

14.9 Identify Device (ECh) ...88

14.10 Idle (E3h/97h)...99

14.11 Idle Immediate (E1h/95h) ...100

14.12 Initialize Device Parameters (91h) ...101

14.13 Read Buffer (E4h) ...102

14.14 Read DMA(C8h/C9h) ...103

14.15 Read DMA Ext (25h)...104

14.16 Read FPDMA Queued (60h)...105

14.17 Read Log Ext(2Fh)...106

14.18 Read Multiple (C4h)...114

14.19 Read Multiple Ext (29h) ...115

14.20 Read Native Max Address (F8h)...116

14.21 Read Native Max Address Ext (27h) ...117

14.22 Read Sector(s) (20h/21h)...118

14.23 Read Sector(s) Ext (24h)...119

14.24 Read Verify Sector(s) (40h/41h) ...120

14.25 Read Verify Sector(s) Ext (42h)...121

14.26 Recalibrate (1xh)...122

14.27 Security Disable Password (F6h)...123

14.28 Security Erase Prepare (F3h) ...124

(5)

14.30 Security Freeze Lock (F5h) ...127

14.31 Security Set Password (F1h)...128

14.32 Security Unlock (F2h)...130

14.33 Seek (7xh) ...131

14.34 Sense Condition (F0h : vendor specific)...132

14.35 Set Features (EFh)...133

14.36 Set Max Address (F9h) ...135

14.37 Set Max Address Ext (37h)...137

14.38 Set Multiple (C6h)...139

14.39 Sleep (E6h/99h) ...140

14.40 S.M.A.R.T Function Set (B0h) ...141

14.41 Standby (E2h/96h) ...157

14.42 Standby Immediate (E0h/94h) ...158

14.43 Write Buffer (E8h) ...159

14.44 Write DMA (CAh/CBh)...160

14.45 Write DMA Ext (35h)...161

14.46 Write DMA FUA Ext (3Dh)...162

14.47 Write FPDMA Queued (61h)...163

14.48 Write Log Ext (3Fh)...164

14.49 Write Multiple (C5h)...165

14.50 Write Multiple Ext (39h) ...166

14.51 Write Multiple FUA Ext (CEh)...167

14.52 Write Sector(s) (30h/31h)...168

14.53 Write Sector(s) Ext (34h)...169

14.54 Write Uncorrectable Ext (45h)...170

(6)

List of Figures

Figure 1 Limits of temperature and humidity 24

Figure 2 Mounting hole locations 30

Figure 3 Interface connector pin assignments 37

Figure 4 Parameter descriptions 39

Figure 5 Initial Setting 57

Figure 6 Usual Operation 58

Figure 7 Password Lost 59

Figure 8 Set Max security mode transition 64 Figure 9 Selective self-test test span example 143

List of Tables

Table 1 Formatted capacity by model number. 16

Table 2 Data sheet 16

Table 3 Cylinder allocation 17

Table 4 Performance characteristics 18 Table 5 Mechanical positioning performance 19

Table 6 Full stroke seek time 19

Table 7 Single track seek time 19

Table 8 Latency time 19

Table 9 Drive ready time 20

Table 10 Operating mode 21

Table 11 Drive ready time 21

Table 12 Environmental condition 24

Table 13 Magnetic flux density limits 25

Table 14 DC Power requirements 26

Table 15 Power consumption efficiency 26 Table 16 Physical dimensions and weight 30 Table 17 Random vibration PSD profile breakpoints (operating) 32

Table 18 Swept sine vibration 32

Table 19 Random Vibration PSD Profile Breakpoints (non-operating) 33

Table 20 Operating shock 33

Table 21 Non-operating shock 33

Table 22 Weighted sound power 34

Table 23 Interface connector pins and I/O signals 38 Table 24 Register naming convention and correspondence 44

Table 25 Device Control Register 45

Table 26 Device Register 45

Table 27 Error Register 46

Table 28 Status Register 47

Table 29 Reset Response Table 48

Table 30 Default Register Values 49

Table 31 Diagnostic Codes 49

Table 32 Reset error register values 49 Table 33 Device’s behavior by ATA commands 50

Table 34 Power conditions 53

Table 35 Command table for device lock operation 60 Table 36 Command table for device lock operation - continued 61 Table 37 Set Max Set Password data content 63 Table 38 Preserved Software Setting 67

Table 39 SCT Action Code Supported 68

Table 40 Command set 72

Table 41 Command Set - continued 73

Table 42 Command Set (Subcommand) 74

Table 43 Check Power Mode Command (E5h/98h) 76 Table 44 Device Configuration Overlay Command (B1h) 77 Table 45 Device Configuration Overlay Features register values 77

(7)

Table 46 Device Configuration Overlay Data structure 79 Table 47 DCO error information definition 80

Table 48 Download Command (92h) 81

Table 49 Execute Device Diagnostic Command (90h) 83

Table 50 Flush Cache Command (E7h) 84

Table 51 Flush Cache EXT Command (EAh) 85 Table 52 Format Track Command (50h) 86

Table 53 Format Unit Command (F7h) 87

Table 54 Identify Device Command (ECh) 88 Table 55 Identify device information 89 Table 56 Identify device information --- Continued --- 90 Table 57 Identify device information --- Continued --- 91 Table 58 Identify device information --- Continued --- 92 Table 59 Identify device information --- Continued --- 93 Table 60 Identify device information --- Continued --- 94 Table 61 Identify device information --- Continued --- 95 Table 62 Identify device information --- Continued --- 96 Table 63 Identify device information --- Continued --- 97 Table 64 Number of cylinders/heads/sectors by models for HTS5432XXA7A3XX 98

Table 65 Idle Command (E3h/97h) 99

Table 66 Idle Immediate Command (E1h/95h) 100 Table 67 Initialize Device Parameters Command (91h) 101 Table 68 Read Buffer Command (E4h) 102 Table 69 Read DMA Command (C8h/C9h) 103 Table 70 Read DMA Ext Command (25h) 104 Table 71 Read FPDMA Queued Command (60h) 105 Table 72 Read Log Ext Command (2Fh) 106

Table 73 Log address definition 106

Table 74 General purpose Log Directory 107 Table 75 Extended comprehensive SMART error Log 108 Table 76 Extended Error log data structure 108

Table 77 Command data structure 109

Table 78 Error data structure 109

Table 79 Extended Self-test log data structure 110 Table 80 Extended Self-test log descriptor entry 111 Table 81 Command Error information 111 Table 82 Phy Event Counter Identifier 112 Table 83 Phy Event Counter information 113 Table 84 Read Multiple Command (C4h) 114 Table 85 Read Multiple Ext Command (29h) 115 Table 86 Read Native Max Address Command (F8h) 116 Table 87 Read Native Max Address Ext Command (29h) 117 Table 88 Read Sector(s) Command (20h/21h) 118 Table 89 Read Sector(s) Ext Command (24h) 119 Table 90 Read Verify Sector(s) Command (40h/41h) 120 Table 91 Read Verify Sector(s) Ext Command (42h) 121 Table 92 Recalibrate Command (1xh) 122 Table 93 Security Disable Password Command (F6h) 123 Table 94 Password Information for Security Disable Password command 123 Table 95 Security Erase Prepare Command (F3h) 124 Table 96 Security Erase Unit Command (F4h) 125

Table 97 Erase Unit Information 125

Table 98 Security Freeze Lock Command (F5h) 127 Table 99 Security Set Password Command (F1h) 128

(8)

Table 108 Set Multiple Command (C6h) 139

Table 109 Sleep Command (E6h/99h) 140

Table 110 S.M.A.R.T. Function Set Command (B0h) 141

Table 111 Log sector addresses 144

Table 112 Device Attribute Data Structure 146 Table 113 Individual Attribute Data Structure 147

Table 114 Status Flag Definitions 148

Table 115 Device Attribute Thresholds Data Structure 151 Table 116 Individual Threshold Data Structure 151

Table 117 SMART Log Directory 152

Table 118 S.M.A.R.T. error log sector 152 Table 119 Error log data structure 153

Table 120 Command data structure 153

Table 121 Error data structure 153

Table 122 Self-test log data structure 155 Table 123 Selective self-test log data structure 156

Table 124 S.M.A.R.T. Error Codes 156

Table 125 Standby Command (E2h/96h) 157 Table 126 Standby Immediate Command (E0h/94h) 158 Table 127 Write Buffer Command (E8h) 159 Table 128 Write DMA Command (CAh/CBh) 160 Table 129 Write DMA Ext Command (35h) 161 Table 130 Write DMA FUA Ext Command (3Dh) 162 Table 131 Write FPDMA Queued Command (61h) 163

Table 132 Write Log Ext Command 164

Table 133 Write Multiple Command (C5h) 165 Table 134 Write Multiple Ext Command (39h) 166 Table 135 Write Multiple FUA Ext Command (CEh) 167 Table 136 Write Sector(s) Command (30h/31h) 168 Table 137 Write Sector(s) Ext Command (34h) 169 Table 138 Write Uncorrectable Ext Command (45h) 170

(9)

1

General

1.1

Introduction

This document describes the specifications of the HITACHI Travelstar Z5K320 2.5-inch hard disk drive with Serial ATA interface:

Drive name Model Number Type Max data

transfer rate (Gbps) Capacity (GB) Height (mm) Rotation speed (rpm) Travelstar Z5K320-320 HTS543232A7A384 TT5SAB320 3.0 320 7 5400 Travelstar Z5K320-250 HTS543225A7A384 TT5SAB250 3.0 250 7 5400 Travelstar Z5K320-160 HTS543216A7A384 TT5SAB160 3.0 160 7 5400

1.2

Abbreviations

Abbreviation Meaning 32 KB 32 x 1024 bytes 32 KB 32 x 1024 bytes “ Inch A Amp AC alternating current AT Advanced Technology

ATA Advanced Technology Attachment

Bels unit of sound power

BIOS Basic Input/Output System

°C degrees Celsius

CSA Canadian Standards Association

C-UL Canadian-Underwriters Laboratory Cyl Cylinder

DC direct current

DFT Drive Fitness Test DMA Direct Memory Access ECC error correction code

(10)

FRU field replacement unit G gravity, a unit of force Gb 1 000 000 000 bits GB 1 000 000 000 bytes GND Ground

h Hexadecimal HDD hard disk drive

Hz Hertz I Input ILS integrated lead suspension imped Impedance I/O Input/Output

ISO International Standards Organization

KB 1,000 bytes

Kbit/mm 1,000 bits per mm Kbit/sq-mm 1000 bits per square mm KHz Kilohertz

LBA logical block addressing

Lw unit of A-weighted sound power m Meter

max. or Max. Maximum

MB 1,000,000 bytes

Mbps 1,000,000 Bit per second Mb/sec 1,000,000 Bit per second MB/sec 1,000,000 bytes per second MHz Megahertz

MLC Machine Level Control

mm Millimeter ms Millisecond us, s Microsecond

Nm Newton meter

No. or # Number

oct/min oscillations per minute O Output

OD Open Drain Programmed Input/Output

PIO Program I/O

POH power on hours

Pop. Population

(11)

p-p peak-to-peak PSD power spectral density

RES radiated electromagnetic susceptibility RFI radio frequency interference

RH relative humidity

% RH percent relative humidity RMS root mean square

RPM revolutions per minute RST Reset R/W read/write sec Second Sect/Trk sectors per track SELV secondary low voltage

S.M.A.R.T Self-monitoring, analysis, and reporting technology Trk. Track

TTL transistor-transistor logic

UL Underwriters Laboratory

V Volt

VDE Verband Deutscher Electrotechniker W Watt

(12)

1.3

References

Serial ATA International Organization: Serial ATA Revision 2.6

1.4

General caution

Do not apply force to the top cover (See figure below).

Do not cover the breathing hole on the top cover (See figure below).

Do not touch the interface connector pins or the surface of the printed circuit board.

The drive can be damaged by shock or ESD (Electric Static Discharge). Any damages incurred to the drive after removing it from the shipping package and the ESD protective bag are the responsibility of the user

1.5

Drive handling precautions

(13)

2

Outline of the drive

・ 2.5-inch, 7-mm Height

・ Perpendicular Recording

・ Formatted capacities of 320GB, 250GB, 160GB (512 bytes/sector)

・ SATA Interface conforming to Serial ATA International Organization: Serial ATA Revision 2.6(15-February-2007)

・ Integrated controller ・ No-ID recording format ・ Multi zone recording ・ Enhanced ECC

・ 10 bit 34 symbol non Interleaved Read Solomon code ・ 10 bit 16 symbol non Interleaved On-The–Fly correction ・ Included 2 symbol system ECC

・ Segmented Buffer with write cache

・ 8192 KB - Upper 1568 KB is used for firmware ・ Fast data transfer rate (up to 3.0Gbit/s)

・ Media data transfer rate (max): ・ 994 Mb/s

・ Average seek time: 13 ms for read

・ Closed-loop actuator servo (Embedded Sector Servo) ・ Rotary voice coil motor actuator

・ Load/Unload mechanism ・ Mechanical latch

・ 0.55 Watts at Low power idle state ・ Power on to ready

・ 3.5 sec

(14)
(15)

3

Fixed disk subsystem description

3.1

Control Electronics

The control electronics works with the following functions: SATA Interface Protocol

Embedded Sector Servo No-ID (TM) formatting Multizone recording System ECC

Enhanced Adaptive Battery Life Extender

3.2

Head disk assembly data

The following technologies are used in the drive:

Femto Slider

Perpendicular recording disk and write head TMR head

Integrated lead suspension (ILS) Load/unload mechanism

(16)

4

Fixed disk characteristics

4.1

Formatted capacity by model number

Description 320GB 250GB 160GB

Physical Layout

Bytes per Sector 512 512 512

Number of Heads 2 2 1/2 Number of Disks 1 1 1 Logical Layout Number of Heads 16 16 16 Number of Sectors/ Track 63 63 63 Number of Cylinders 16,383 16,383 16,383 Number of Sectors 625,142,448 488,397,168 312,581,808 Total Logical Data

Bytes 325,072,933,376 250,059,350,016 160,041,885,696

Table 1 Formatted capacity by model number.

4.2

Data sheet

320 GB 250 GB 160 GB Rotational Speed (RPM) 5400 5400 5400 Data transfer rates (buffer to/from

media) (Mbps) (Max)

994 953 994 Data transfer rates (Gbit/sec) 3.0 3.0 3.0

Recording density (Kbit/mm) (Max) (KBPI) (Max) 61.4 1559 60 1522 61.4 1559 Track density (Ktrack/mm)(Max)

(KTPI)(Max) 12 304 10 254 12 304 Areal density (Kbit/sq-mm.- Max)

(Gbit/sq-inch - Max) 739 477 600 387 739 477 Number of zones 24 24 24

(17)

4.3

Cylinder allocation

Data format is allocated by each head characteristics. Typical format is described below.

Table 3 Cylinder allocation

320GB/p Mid BIP-Mid TPI format

Zone Cylinder No. of

Sectors/Trk 0 0 - 6565 2156 1 6566 - 17051 2112 2 17052 - 25675 2068 3 25676 - 34299 2024 4 34300 - 42923 1980 5 42924 - 51547 1936 6 51548 - 60171 1892 7 60172 - 68795 1848 8 68796 - 77419 1804 9 77420 - 85063 1760 10 85064 - 93589 1716 11 93590 - 104075 1628 12 104076 - 110739 1584 13 110740 - 120343 1518 14 120344 - 126027 1496 15 126028 - 133671 1452 16 133672 - 141413 1408 17 141414 - 149155 1364 18 149156 - 156897 1320 19 156898 - 166599 1254 20 166600 - 170323 1232 21 170324 - 176007 1188 22 176008 - 186591 1100 23 186592 - 196195 1012

(18)

4.4

Performance characteristics

Drive performance is characterized by the following parameters:

Command Overhead Mechanical Positioning

Seek Time Latency

Data Transfer Speed

Buffering Operation (Look ahead/Write Cache)

Note: All the above parameters contribute to drive performance. There are other parameters which contribute to the performance of the actual system. This specification defines the essential characteristics of the drive. This specification does not include the system throughput as this is dependent upon the system and the application.

The following table gives a typical value for each parameter. Function

Average Random Seek Time – Read/Write (ms) 13

Rotational Speed (RPM) 5400

Power-on-to-ready (sec) 3.5

Command overhead (ms) 1.0

Disk-buffer data transfer (Mb/s) (max) 994 Buffer-host data transfer (Gbit/s) (max) 3.0

(19)

4.4.1

Mechanical positioning

4.4.1.1

Average seek time (including settling)

Command Type Typical (ms) Max. (ms)

Read/Write 13 18

Table 5 Mechanical positioning performance

Typical and Max. are defined throughout the performance specification as follows:

Typical Average of the drive population tested at nominal environmental and voltage conditions. Max. Maximum value measured on any one drive over the full range of the environmental and

voltage conditions. (See section 6.1, "Environment" and section 6.2, "DC power requirements" )

The seek time is measured from the start of motion of the actuator to the start of a reliable read or write operation. A reliable read or write operation implies that error correction/recovery is not employed to correct arrival problems. The Average Seek Time is measured as the weighted average of all possible seek combinations. max.  (max. + 1 – n)(Tnin + Tnout) n=1 Weighted Average = –––––––––––––––––––––––––––– (max. + 1)(max)

Where: max. = maximum seek length n = seek length (1-to-max.)

Tnin = inward measured seek time for an n-track seek

Tnout = outward measured seek time for an n-track seek

4.4.1.2

Full stroke seek

Command Type Typical (ms) Max. (ms)

Read/Write 25.0 30.0

Table 6 Full stroke seek time

Full stroke seek time in milliseconds is the average time of 1000 full stroke seeks.

4.4.1.3

Single track seek time (without command overhead, including

settling)

Command Type Typical (ms) Maximum (ms)

Read 1.0 2.0 Write 1.1 2.2

Table 7 Single track seek time

Single track seek is measured as the average of one (1) single track seek from every track in both directions (inward and outward).

4.4.1.4

Average latency

Rotational Speed

(RPM)

Time for one revolution (ms)

Average Latency (ms)

(20)

4.4.1.5

Drive ready time

Condition Typical (sec) Max. (sec)

Power On To Ready 3.5 6.0

Table 9 Drive ready time

Ready The condition in which the drive is able to perform a media access command (for example—read, write) immediately.

(21)

4.4.2

Operating modes

Operating mode Description

Spin-Up Start up time period from spindle stop or power down. Seek Seek operation mode

Write Write operation mode Read Read operation mode Performance idle

The device is capable of responding immediately to media access requests. All electronic components remain powered and the full frequency servo remains operational.

Active idle

The device is capable of responding immediately to media access requests. Some circuitry—including servo system and R/W electronics—is in power saving mode. The head is parked near the mid-diameter the disk without servoing.

A device in Active idle mode may take longer to complete the execution of a command because it must activate that circuitry.

Low power idle The head is unloaded onto the ramp position. The spindle motor is rotating at full speed.

Standby

The device interface is capable of accepting commands. The spindle motor is stopped. All circuitry but the host interface is in power saving mode.

The execution of commands is delayed until the spindle becomes ready. Sleep The device requires a soft reset or a hard reset to be activated. All electronics,

including spindle motor and host interface, are shut off.

Table 10 Operating mode

4.4.2.1

Mode transition time

From To Transition

Time (typ)

Transition Time (max.)

Standby Idle 2.5 6.0

Table 11 Drive ready time

4.4.2.2

Operating mode at power on

The device goes into Idle mode after power on or hard reset as an initial state..

4.4.2.3

Adaptive power save control

The transient timing from Performance Idle mode to Active Idle mode and Active Idle mode to Low Power Idle mode is controlled adaptively according to the access pattern of the host system. The transient timing from Low Power Idle mode to Standby mode is also controlled adaptively, if it is allowed by Set Features Enable Advanced Power Management subcommand.

(22)

5

Data integrity

5.1

Data loss on power off

Data loss will not be caused by a power off during any operation except the write operation. A power off during a write operation causes the loss of any received or resident data that has not

been written onto the disk media.

A power off during a write operation might make a maximum of one sector of data unreadable. This state can be recovered by a rewrite operation.

5.2

Write Cache

When the write cache is enabled, the write command may complete before the actual disk write operation finishes. This means that a power off, even after the write command completion, could cause the loss of data that the drive has received but not yet written onto the disk.

In order to prevent this data loss, confirm the completion of the actual write operation prior to the power off by issuing a

Soft reset Hard reset

Flush Cache command Standby command

Standby Immediate command Sleep command

Confirm the command’s completion.

5.3

Equipment status

The equipment status is available to the host system any time the drive is not ready to read, write, or seek. This status normally exists at the power-on time and will be maintained until the following conditions are satisfied:

The access recalibration/tuning is complete.

The spindle speed meets the requirements for reliable operation. The self-check of the drive is complete.

The appropriate error status is made available to the host system if any of the following conditions occur after the drive has become ready:

The spindle speed lies outside the requirements for reliable operation. The occurrence of a Write Fault condition.

5.4

WRITE safety

The drive ensures that the data is written into the disk media properly. The following conditions are monitored during a write operation. When one of these conditions exceeds the criteria, the write operation is terminated and the automatic retry sequence is invoked.

Head off track External shock Low supply voltage

Spindle speed out of tolerance Head open/short

(23)

5.5

Data buffer test

The data buffer is tested at power on reset and when a drive self-test is requested by the host. The test consists of a write/read '00'x and 'ff'x pattern on all buffers.

5.6

Error recovery

Errors occurring on the drive are handled by the error recovery procedure.

Errors that are uncorrectable after application of the error recovery procedure are reported to the host system as non-recoverable errors.

5.7

Automatic reallocation

The sectors that show some errors may be reallocated automatically when specific conditions are met. The drive does not report any auto reallocation to the host system. The conditions for auto reallocation are described below.

5.7.1

Non-recovered write errors

When a write operation cannot be completed after the Error Recovery Procedure (ERP) is fully carried out, the sectors are reallocated to the spare location. An error is reported to the host system only when the write cache is disabled and the auto reallocation has failed.

5.7.2

Non-recoverable read error

When a read operation fails after ERP is fully carried out, a hard error is reported to the host system. This location is registered internally as a candidate for the reallocation. When a registered location is specified as a target of a write operation, a sequence of media verification is performed automatically. When the result of this verification meets the required criteria, this sector is reallocated.

5.7.3

Recovered read errors

When a read operation for a sector fails and is recovered at the specific ERP step, the sector is

reallocated automatically. A media verification sequence may be run prior to the reallocation according to the predefined conditions.

5.8

ECC

The 10 bit 40 symbol non interleaved ECC processor provides user data verification and correction capability. The first 6 symbol of ECC are 4 check symbols for user data and the 2 symbol system ECC. The other 34 symbols are Read Solomon ECC. Hardware logic corrects up to 16 symbols(20 bytes) errors on-the-fly.

2 symbol System ECC is generated when HDC receives user data from HOST, and can correct up to 1 symbol(10bit) errors on-the-fly when one transfers to HOST.

(24)

6

Specification

6.1

Environment

6.1.1

Temperature and humidity

Operating conditions Temperature

Relative humidity

Maximum wet bulb temperature Maximum temperature gradient Altitude

0 to 60°C (See note below) 8 to 90% non-condensing 29.4°C non-condensing 20°C/hour –300 to 3048 m (10,000 ft) Non-operating conditions Temperature Relative humidity

Maximum wet bulb temperature Maximum temperature gradient Altitude –40 to 65°C 5 to 95% non-condensing 40°C non-condensing 20°C/hour –300 to 12,192 m (40,000 ft)

Table 12 Environmental condition

The system is responsible for providing sufficient air movement to maintain surface temperatures below 60°C at the center of top cover and below 63°C at the center of the drive circuit board assembly. The maximum storage period in the shipping package is one year.

S pecificatio n (E nviro nm en t) 0 10 20 30 40 50 60 70 80 90 100 -45 -35 -25 -15 -5 5 15 25 35 45 55 65 T em p erature (degC ) R e la ti v e H u mi d ity (%) Operating Non Ope ra ting

W etB ulb 40'C W etB ulb29.4'C 41'C/95% 31'C/90% 65'C/23% 60'C/10%

Figure 1 Limits of temperature and humidity

6.1.2

Corrosion test

The hard disk drive must be functional and show no signs of corrosion after being exposed to a

temperature humidity stress of 50°C/90%RH (relative humidity) for one week followed by a temperature and humidity drop to 25'C/40%RH in 2 hours.

(25)

6.1.3

Radiation noise

The disk drive shall work without degradation of the soft error rate under the following magnetic flux density limits at the enclosure surface.

Frequency (KHz) Limits (uT RMS)

DC 1500 0-p

0 < Frequency =< 60 500 RMS

60 < Frequency =<100 250 RMS

100 < Frequency =< 200 100 RMS

200 < Frequency =< 400 50 RMS

Table 13 Magnetic flux density limits

6.1.4

Conductive noise

The disk drive shall work without soft error degradation in the frequency range from DC to 20 Mhz injected through any two of the mounting screw holes of the drive when an AC current of up to 45 mA (p-p) is applied through a 50-ohm resistor connected to any two mounting screw holes.

6.1.5

Atmospheric condition

"Environments that contain elevated levels of corrosives (e.g. hydrogen sulfide, sulfur oxides, or hydrochloric acid) should be avoided. Care must be taken to avoid using any compound/material in a way that creates an elevated level of corrosive materials in the atmosphere surrounding the disk drive. Care must also be taken to avoid use of any organometallic (e.g. organosilicon or organotin)

compound/material in a way that creates elevated vapor levels of these compounds/materials in the atmosphere surrounding the disk drive."

(26)

6.2

DC power requirements

Connection to the product should be made in a safety extra low voltage (SELV) circuits. The voltage specifications are applied at the power connector of the drive.

Item Requirements

Nominal supply +5 Volt dc

Supply voltage –0.3 Volt to 6.0 Volt

Power supply ripple (0–20 MHz)1

100 mV p-p max.

Tolerance 2 ±5%

Supply rise time 1–100 ms

Watts (RMS Typical) 7

Performance Idle average 3 1.5

Active Idle average 0.8

Low Power Idle average 0.55

Read average 4 1.6

Write average 1.6

Seek average 5 1.8

Standby 0.2 Sleep 0.1

Startup (maximum peak)6 4.5

Average from power on to ready

3.0

Table 14 DC Power requirements

Footnotes:

1. The maximum fixed disk ripple is measured at the 5 volt input of the drive.

2. The disk drive shall not incur damage for an over voltage condition of +25% (maximum duration of 20 ms) on the 5 volt nominal supply.

3. The idle current is specified at an inner track.

4. The read/write current is specified based on three operations of 63 sector read/write per 100 ms.

5. The seek average current is specified based on three operations per 100 ms.

6. The worst case operating current includes motor surge.

7. “Typical” mean average of the drive population tested at nominal environmental and voltage conditions.

6.2.1

Power consumption efficiency

Capacity 320GB 250GB 160GB

Power Consumption Efficiency (Watts/GB)

0.0017 0.0022 0.0034

Table 15 Power consumption efficiency

Note: Power consumption efficiency is calculated as Power Consumption of Low Power Idle Watt/ Capacity (GB).

(27)

6.3

Reliability

6.3.1

Data reliability

 Probability of not recovering data is 1 in 1014bits read  ECC implementation

On-the-fly correction performed as a part of read channel function recovers up to 16 symbols of error in 1 sector (1 symbol is 10 bits).

6.3.2

Failure prediction (S.M.A.R.T.)

The drive supports Self-monitoring, analysis and reporting technology (S.M.A.R.T.) function. The details are described in section 12.8, "S.M.A.R.T. Function" and in Section 14.40, "S.M.A.R.T. Function Set (B0h)"

6.3.3

Cable noise interference

To avoid any degradation of performance throughput or error when the interface cable is routed on top or comes in contact with the HDA assembly, the drive must be grounded electrically to the system frame by four screws. The common mode noise or voltage level difference between the system frame and power cable ground or AT interface cable ground should be in the allowable level specified in the power requirement section.

6.3.4

Service life and usage condition

The drive is designed to be used under the following conditions:

The drive should be operated within specifications of shock, vibration, temperature, humidity, altitude, and magnetic field.

The drive should be protected from ESD.

The breathing hole in the top cover of the drive should not be covered. Force should not be applied to the cover of the drive.

The specified power requirements of the drive should be satisfied.

The drive frame should be grounded electrically to the system through four screws. The drive should be mounted with the recommended screw depth and torque.

The interface physical and electrical requirements of the drive should satisfy Serial ATA Revision 2.6.  The power-off sequence of the drive should comply with the 6.3.6.2,"Required power-off sequence.” Service life of the drive is approximately 5 years or 20,000 power on hours, whichever comes first, under the following assumptions:

 Less than 333 power on hours per month.

 Seeking/Writing/Reading operation is less than 20% of power on hours.

This does not represent any warranty or warranty period. Applicable warranty and warranty period are covered by the purchase agreement.

(28)

6.3.6

Load/unload

The product supports a minimum of 600,000 normal load/unloads.

Load/unload is a functional mechanism of the hard disk drive. It is controlled by the drive micro code. Specifically, unloading of the heads is invoked by the following commands:

Standby

Standby immediate Sleep

Load/unload is also invoked as one of the idle modes of the drive.

The specified start/stop life of the product assumes that load/unload is operated normally, not in emergency mode.

6.3.6.1

Emergency unload

When hard disk drive power is interrupted while the heads are still loaded the micro code cannot operate and the normal 5-volt power is unavailable to unload the heads. In this case, normal unload is not possible. The heads are unloaded by routing the back EMF of the spinning motor to the voice coil. The actuator velocity is greater than the normal case and the unload process is inherently less controllable without a normal seek current profile.

Emergency unload is intended to be invoked in rare situations. Because this operation is inherently uncontrolled, it is more mechanically stressful than a normal unload.

The drive supports a minimum of 20,000 emergency unloads.

6.3.6.2

Required Power-Off Sequence

The required host system sequence for removing power from the drive is as follows: Step 1: Issue one of the following commands.

Standby

Standby immediate Sleep

Note: Do not use the Flush Cache command for the power off sequence because this command does not invoke Unload.

Step 2: Wait until the Command Complete status is returned.

The host system time out value needs to be 30 seconds considering error recovery time. Step 3: Terminate power to HDD.

This power-down sequence should be followed for entry into any system power-down state, system suspend state, or system hibernation state. In a robustly designed system, emergency unload is limited to rare scenarios, such as battery removal during operation.

6.3.6.3

Power switch design considerations

In systems that use the Travelstar Z5K320 consideration should be given to the design of the system power switch.

Hitachi recommends that the switch operate under control of the host system, as opposed to being hardwired. The same recommendation is made for cover-close switches. When a hardwired switch is turned off, emergency unload occurs, as well as the problems cited in section 5.1, "Data loss by power off" and section 5.2, “Write Cache”.

6.3.6.4

Test considerations

Start/stop testing is classically performed to verify head/disk durability. The heads do not land on the disk, so this type of test should be viewed as a test of the load/unload function.

(29)

Start/Stop testing should be done by commands through the interface, not by power cycling the drive. Simple power cycling of the drive invokes the emergency unload mechanism and subjects the HDD to non-typical mechanical stress.

Power cycling testing may be required to test the boot-up function of the system. In this case Hitachi recommends that the power-off portion of the cycle contain the sequence specified in section 6.3.6.2, "Required Power-Off Sequence”. If this is not done, the emergency unload function is invoked and non-typical stress results.

(30)

6.4

Mechanical specifications

6.4.1

Physical dimensions and weight

The following figure lists the dimensions for the drive.

Model Height (mm) Width (mm) Length (mm) Weight (gram) 320GB, 250GB, 160GB models 6.8±0.2 69.85±0.25 100.2±0.25 95 Max

Table 16 Physical dimensions and weight

6.4.2

Mounting hole locations

The mounting hole locations and size of the drive are shown below.

(31)

6.4.3

Connector description

Connector specifications are included in section 7.2, "Interface connector".

6.4.4

Mounting orientation

The drive will operate in all axes (six directions) and will stay within the specified error rates when tilted ±5 degrees from these positions.

Performance and error rate will stay within specification limits if the drive is operated in the other

permissible orientations from which it was formatted. Thus a drive formatted in a horizontal orientation will be able to run vertically and vice versa.

The recommended mounting screw torque is 0.3±0.05 Nm.

The recommended mounting screw depth is 3.0±0.3 mm for bottom and 3.5±0.5 mm for horizontal mounting.

The user is responsible for using the appropriate screws or equivalent mounting hardware to mount the drive securely enough to prevent excessive motion or vibration of the drive at seek operation or spindle rotation.

6.4.5

Load/unload mechanism

The head load/unload mechanism is provided to protect the disk data during shipping, movement, or storage. Upon power down, a head unload mechanism secures the heads at the unload position. See section 6.5.4, "Non-operating shock" for additional details.

(32)

6.5

Vibration and shock

All vibration and shock measurements in this section are for drives without mounting attachments for systems. The input level shall be applied to the normal drive mounting points.

Vibration tests and shock tests are to be conducted by mounting the drive to a table using the bottom or side four mounting holes.

6.5.1

Operating vibration

The drive will operate without a hard error while being subjected to the following vibration levels.

6.5.1.1

Random vibration

The test consists of 30 minutes of random vibration using the power spectral density (PSD) levels below. The vibration test level is 6.57m/sec2 RMS(Root Mean Square) (0.67 G RMS).

Random vibration PSD profile Breakpoint Hz m x 10n (m2/sec4)/Hz 5 1.9 x E–3 17 1.1 x E–1 45 1.1 x E–1 48 7.7 x E–1 62 7.7 x E–1 65 9.6 x E–2 150 9.6 x E–2 200 4.8 x E–2 500 4.8 x E–2

Table 17 Random vibration PSD profile breakpoints (operating)

6.5.1.2

Swept sine vibration

Swept sine vibration (zero to peak 5 to 500 to 5 Hz sine wave)

Sweep rate (oct/min)

9.8 m/sec2 (1 G) (5-500 Hz) 1.0

(33)

6.5.2

Non-operating vibration

The disk drive withstands the following vibration levels without any loss or permanent damage.

6.5.2.1

Random vibration

The test consists of a random vibration applied in each of three mutually perpendicular axes for a duration of 15 minutes per axis. The PSD levels for the test simulating the shipping and relocation environment is shown below. Hz (m2/sec4)/Hz 2.5 0.096 5 2.88 40 1.73 500 1.73

Table 19 Random Vibration PSD Profile Breakpoints (non-operating)

Note: Overall RMS level of vibration is 29.50 m/sec2 (3.01 G).

6.5.2.2

Swept sine vibration

 49 m/sec2 (5 G) (zero-to-peak), 10 to 500 to 10 Hz sine wave  0.5 oct/min sweep rate

 25.4 mm (peak-to-peak) displacement, 5 to 10 to 5 Hz

6.5.3

Operating shock

The hard disk drive meets the criteria in the table below while operating under these conditions: The shock test consists of 10 shock inputs in each axis and direction for a total of 60. There must be a minimum delay of 3 seconds between shock pulses.

The disk drive will operate without a hard error while subjected to the following half-sine shock pulse. Duration of 1 ms Duration of 2 ms

2205 m/sec2 (225 G) 3920 m/sec2 (400 G)

Table 20 Operating shock

The input level shall be applied to the normal disk drive subsystem mounting points used to secure the drive in a normal system.

6.5.4

Non-operating shock

The drive withstands the following half-sine shock pulse without any data loss or permanent damage. Duration of 1 ms Duration of 11 ms

9800 m/sec2 (1000 G) 1470 m/sec2 (150 G)

Table 21 Non-operating shock

The shocks are applied for each direction of the drive for three mutually perpendicular axes, one axis at a time. Input levels are measured on a base plate where the drive is attached with four screws.

(34)

6.6

Acoustics

6.6.1

Sound power level

The criteria of A-weighted sound power level are described below.

Measurements are to be taken in accordance with ISO 7779. The mean of the sample of 40 drives is to be less than the typical value. Each drive is to be less than the maximum value. The drives are to meet this requirement in both board down orientations.

A-weighted Sound Power Typical (Bels) Maximum (Bels)

Idle 1.9 2.2

Operating 2.1 2.4

Table 22 Weighted sound power

The background power levels of the acoustic test chamber for each octave band are to be recorded. Sound power tests are to be conducted with the drive supported by spacers so that the lower surface of the drive be located 25±3 mm above from the chamber floor. No sound absorbing material shall be used. The acoustical characteristics of the disk drive are measured under the following conditions:

Mode definitions

Idle mode: Power on, disks spinning, track following, unit ready to receive and respond to control line commands.

Operating mode: Continuous random cylinder selection and seek operation of the actuator with a dwell time at each cylinder. The seek rate for the drive can be calculated as shown below.

Ns = 0.4/(Tt + T1)

where:

Ns = average seek rate in seeks/s

Tt = published seek time from one random track to another without including rotational latency

T1= equivalent time in seconds for the drive to rotate by half a revolution

6.6.2

Discrete tone penalty

Discrete tone penalties are added to the A-weighted sound power (Lw) with the following formula only when determining compliance.

Lwt(spec) = Lw = 0.1Pt + 0.3 < 4.0 (Bels)

where

Lw = A-weighted sound power level

Pt = Value of desecrate tone penalty = dLt – 6.0(dBA)

(35)

6.7

Identification labels

The following labels are affixed to every drive:

A label which is placed on the top of the head disk assembly containing the statement "Made by Hitachi" or equivalent, part number

A bar code label which is placed on the disk drive based on user request. The location on the disk drive is to be designated in the drawing provided by the user.

Labels containing the vendor's name, disk drive model number, serial number, place of manufacture, and UL/CSA logos.

6.8

Electromagnetic compatibility

When installed in a suitable enclosure and exercised with a random accessing routine at maximum data rate, the drive meets the following worldwide electromagnetic compatibility (EMC) requirements:

・ United States Federal Communications Commission (FCC) Rules and Regulations (Class B), Part 15. RFI Suppression German National Requirements

・ RFI Japan VCCI, Requirements of HITACHI products

・ EU EMC Directive, Technical Requirements and Conformity Assessment Procedures

6.8.1

CE Mark

The product is certified for compliance with EC directive 2004/108/EC. The EC marking for the certification appears on the drive.

6.8.2

C-Tick Mark

The product complies with the Australian EMC standard "Limits and methods of measurement of radio disturbance characteristics of information technology equipment, AS/NZS 3548:1995 Class B."

6.8.3

BSMI Mark

The product complies with the Taiwan EMC standard “Limits and methods of measurement of radio disturbance characteristics of information technology equipment, CNS 13438 (C6357)”

6.8.4

KCC or KC Mark

The product complies with the Korea EMC standard. The regulation for certification of information and communication equipment is based on “Telecommunications Basic Act” and “Radio Waves Act” Korea EMC requirement are based technically on CISPR22 measurement standards and limits. KC standards are likewise based on IEC standards.

(36)

6.9

Safety

6.9.1

UL and CSA approval

All models of the Travelstar Z5K320 are qualified per UL60950-1: 2nd edition (2007-03-27), CSA C22.2 No.60950-1-07: 2nd edition (2007-03)

6.9.2

IEC compliance

All models of the Travelstar Z5K320 comply with IEC 60950-1:2005 (2nd edition).

6.9.3

German Safety Mark

All models of the Travelstar Z5K320 are approved by TUV on Test Requirement:

EN 60950-1:2006+A11, but the GS mark has not been obtained.

6.9.4

Flammability

The printed circuit boards used in this product are made of material with a UL recognized flammability rating of V-1 or better. The flammability rating is marked or etched on the board. All other parts not considered electrical components are made of material with a UL recognized flammability rating of V-1 or better except minor mechanical parts.

6.9.5

Secondary circuit protection

This product utilizes printed circuit wiring that must be protected against the possibility of sustained combustion due to circuit or component failures as defined in C-B 2-4700-034 (Protection Against Combustion). Adequate secondary over current protection is the responsibility of the using system.

The user must protect the drive from its electrical short circuit problem. A 10 amp limit is required for safety purpose.

6.10

Packaging

Drives are packed in ESD protective bags and shipped in appropriate containers.

6.11

Substance restriction requirements

The product complies with the Directive 2002/95/EC of the European Parliament on the restrictions of the use of the certain hazardous substances in electrical and electronic equipment (RoHS).

(37)

7

Electrical interface specifications

7.1

Cabling

The maximum cable length from the host system to the hard disk drive plus circuit pattern length in the host system shall not exceed 1 meter.

7.2

Interface connector

The figure below shows the physical pin location.

Figure 3 Interface connector pin assignments

All pins are in a single row, with a 127 mm(.050”) pitch.

The comments on the mating sequence in Table in the section 7.3 apply to the case of back-plane blind-mate connector only. In this case, the mating sequences are:(1)the ground pins P4 and P12;(2) the pre-charge power pins and the other ground pins; and (3) the signal pins and the rest of the power pins. There are three power pins for each voltage. One pin from each voltage is used for pre-charge in the backplane blind-mate situation.

If a device uses 3.3V, then all V33 pins must be terminated. Otherwise, it is optional to terminate any of the V33 pins

If a device uses 5.0V, then all V5 pins must be terminated. Otherwise, it is optional to terminate any of the V5 pins

(38)

7.3

Signal definitions

The pin assignments of interface signals are listed as follows:

No. Plug Connector pin definition Signal I/O

S1 GND 2nd mate Gnd

S2 A+ Differential signal A from Phy RX+ Input

S3 A- RX- Input

Signal S4 Gnd 2nd mate Gnd

S5 B- Differential signal B from Phy TX- Output

S6 B+ TX+ Output

S7 Gnd 2nd mate Gnd

Key and spacing separate signal and power segments

P1 V33 3.3V power 3.3V

P2 V33 3.3V power 3.3V

P3 V33 3.3V power, pre-charge, 2nd Mate 3.3V

P4 Gnd 1st mate Gnd P5 Gnd 2nd mate Gnd P6 Gnd 2nd mate Gnd P7 V5 5V power,pre-charge,2nd Mate 5V P8 V5 5V power 5V Power P9 V5 5V power 5V P10 Gnd 2nd mate Gnd

P11 DAS/DSS Device Activity Signal / Disable Staggered Spinup1 Note 1 P12 Gnd 1st mate Gnd P13 V12 12V power,pre-chage,2nd mate V12 P14 V12 12V power V12 P15 V12 12V power V12

Table 23 Interface connector pins and I/O signals

Note 1;

Pin P11 is used by the drive to provide the host with an activity indication and by the host to indicate whether staggered spin-up should be used.

The signal the drive provides for activity indication is a low-voltage low-current driver. If pin P11 is asserted low the drive shall disable staggered spin-up and immediately initiate spin-up. If pin P11 is not connected in the host (floating), the drive shall enable staggered spin-up.

7.3.1

TX+ / TX-

These signal are the outbound high-speed differential signals that are connected to the serial ATA cable

7.3.2

RX+ / RX-

These signals are the inbound high-speed differential signals that are connected to the serial ATA cable. The following standard shall be referenced about signal specifications.

(39)

7.3.3

Out of band signaling

Figure 4 shows the timing of COMRESET, COMINIT and COMWAKE.COMWAKE.

COMRESET/COMINIT

t1

t2

t3

t4

COMWAKE PARAMETER DESCRIPTION Nominal (ns) T1 ALINE primitives 106.7 T2 Spacing 320 T3 ALIGN primitives 106.7 T4 Spacing 106.7

(40)
(41)

8

General

8.1

Introduction

This specification describes the host interface of HTS5432XXA7A3XX.

The interface conforms to following Working Document of Information technology with certain limitations described in the chapter 9 “Deviations from Standard”.

Serial ATA International Organization : Serial ATA Revision 2.6 dated on 15 February 2007 AT Attachment 8 – ATA/ATAPI Command Set (ATA8-ACS) Revision 3f dated on 11 December 2006 HTS5432XXA7A3XX supports following vendor-specific functions.

 Format Unit Function

 SENSE CONDITION command

8.2

Terminology

Device Device indicates HTS5432XXA7A3XX

Host Host indicates the system that the device is attached to.

(42)

9

Deviations from Standard

The device conforms to the referenced specifications, with deviations described below.

The interface conforms to the Working Document of Information Technology, AT Attachment 8 – ATA/ATAPI Command Set (ATA/ATAPI8-ACS) with deviation as follows:

S.M.A.R.T.Return Status S.M.A.R.T. RETURN STATUS subcommand does not check advisory attributes. That is, the device will not report threshold exceeded condition unless pre-failure attributes exceed their corresponding thresholds. For example, Power-On Hours Attribute never results in negative reliability status.

Check Power Mode Check Power Mode command returns FFh to Sector Count Register when the device is in Idle mode. This command does not support 80h as the return value.

(43)

10

Physical Interface

(44)

11

Registers

In Serial ATA, the host adapter contains a set of registers that shadow the contents of the traditional device registers, referred to as the Shadow Register Block. Shadow Register Block registers are interface registers used for delivering commands to the device or posting status from the device. About details, please refer to the Serial ATA Specification.

In the following cases, the host adapter sets the BSY bit in its shadow Status Register and transmits a FIS to the device containing the new contents.

 Command register is written in the Shadow Register Block

 Device Control register is written in the Shadow Register Block with a change of state of the SRST bit

 COMRESET is requested

11.1

Register naming convention

This specification uses the same naming conventions for the Command Block Registers as the ATA8-ACS standard. However, the register naming convention is different from that uses in the Serial ATA 2.6 specification. The following table defines the corresponding of the register names used in this specification with those used in the Serial ATA 2.6 specification.

Serial ATA register name

Register name in this specification when writing registers

Register name in this specification when reading registers

Features Feature current

Features (exp) Feature previous

Sector count Sector count current Sector count HOB=0 Sector count (exp) Sector count previous Sector count HOB=1

LBA low LBA low current LBA low HOB=0

LBA low (exp) LBA low previous LBA low HOB=1

LBA mid LBA mid current LBA mid HOB=0

LBA mid (exp) LBA mid previous LBA mid HOB=1

LBA high LBA high current LBA mid HOB=0

LBA high (exp) LBA high previous LBA mid HOB=1

Device Device Device Command Command N/A

Control Device Control N/A

Status N/A Status

Error N/A Error

(45)

11.2

Command register

This register contains the command code being sent to the device. Command execution begins immediately after this register is written. The command set is shown in “Table 40 Command set” on page 72.

All other registers required for the command must be set up before writing the Command Register.

11.3

Device Control Register

Device Control Register

7 6 5 4 3 2 1 0

- - - - 1 SRST -IEN 0

Table 25 Device Control Register

Bit Definitions

SRST (RST) Software Reset. The device is held reset when RST=1. Setting RST=0 reenables the device. The host must set RST=1 and wait for at least 5 microseconds before setting RST=0, to ensure that the device recognizes the reset.

-IEN Interrupt Enable. When IEN=0, and the device is selected, device interrupts to the host will be enabled. When IEN=1, or the device is not selected, device interrupts to the host will be disabled.

11.4

Device Register

Device Register

7 6 5 4 3 2 1 0

- L - 0 HS3 HS2 HS1 HS0

Table 26 Device Register

This register contains the device and head numbers. Bit Definitions

L Binary encoded address mode select. When L=0, addressing is by CHS mode. When L=1, addressing is by LBA mode.

HS3,HS2,HS1,HS0 The HS3 through HS0 contain bits 24-27 of the LBA. At command completion, these bits are updated to reflect the current LBA bits 24-27.

(46)

11.5

Error Register

Error Register

7 6 5 4 3 2 1 0

CRC UNC 0 IDNF 0 ABRT TK0NF AMNF

Table 27 Error Register

This register contains status from the last command executed by the device, or a diagnostic code. At the completion of any command except Execute Device Diagnostic, the contents of this register are valid always even if ERR=0 in the Status Register.

Following a power on, a reset, or completion of an Execute Device Diagnostic command, this register contains a diagnostic code. See “Table 31 Diagnostic Codes” on Page 49 for the definition.

Bit Definitions

ICRCE (CRC) Interface CRC Error. CRC=1 indicates a CRC error has occurred on the data bus during a Ultra-DMA transfer.

UNC Uncorrectable Data Error. UNC=1 indicates an uncorrectable data error has been encountered.

IDNF (IDN) ID Not Found. IDN=1 indicates the requested sector’s ID field could not be found.

ABRT (ABT) Aborted Command. ABT=1 indicates the requested command has been aborted due to a device status error or an invalid parameter in an output register.

TK0NF (T0N) Track 0 Not Found. T0N=1 indicates track 0 was not found during a Recalibrate command.

AMNF (AMN) Address Mark Not Found. AMN=1 indicates the data address mark has not been found after finding the correct ID field for the requested sector.

This bit is obsolete.

11.6

Features Register

This register is command specific. This is used with the Set Features command, S.M.A.R.T. Function Set command and Format Unit command.

11.7

LBA High Register

This register contains Bits 16-23. At the end of the command, this register is updated to reflect the current LBA Bits 16-23.

When 48-bit addressing commands are used, the “most recently written” content contains LBA Bits 16-23, and the “previous content” contains Bits 40-47. The 48-bit Address feature set is described in “12.13 48-bit Address Feature Set”.

11.8

LBA Low Register

This register contains Bits 0-7. At the end of the command, this register is updated to reflect the current LBA Bits 0-7.

When 48-bit commands are used, the “most recently written” content contains LBA Bits 0-7, and the “previous content” contains Bits 24-31.

11.9

LBA Mid Register

This register contains Bits 8-15. At the end of the command, this register is updated to reflect the current LBA Bits 8-15.

When 48-bit addressing commands are used, the “most recently written” content contains LBA Bits 8-15, and the “previous content” contains Bits 32-39.

(47)

11.10

Sector Count Register

This register contains the number of sectors of data requested to be transferred on a read or write operation between the host and the device. If the value in the register is set to 0, a count of 256 sectors (in 28-bit addressing) or 65,536 sectors (in 48-bit addressing) is specified.

If the register is zero at command completion, the command was successful. If not successfully completed, the register contains the number of sectors which need to be transferred in order to complete the request.

The contents of the register are defined otherwise on some commands. These definitions are given in the command descriptions.

11.11

Status Register

Status Register

7 6 5 4 3 2 1 0 BSY DRDY DF DSC DRQ CORR IDX ERR

Table 28 Status Register

This register contains the device status. The contents of this register are updated whenever an error occurs and at the completion of each command.

If the host reads this register when an interrupt is pending, it is considered to be the interrupt acknowledge. Any pending interrupt is cleared whenever this register is read.

If BSY=1, no other bits in the register are valid. Bit Definitions

BSY Busy. BSY=1 whenever the device is accessing the registers. The host should not read or write any registers when BSY=1. If the host reads any register when BSY=1, the contents of the Status Register will be returned.

DRDY (RDY) Device Ready. RDY=1 indicates that the device is capable of responding to a command. RDY will be set to 0 during power on until the device is ready to accept a command.

DF Device Fault. DF=1 indicates that the device has detected a write fault condition. DF is set to 0 after the Status Register is read by the host.

DSC Device Seek Complete. DSC=1 indicates that a seek has completed and the device head is settled over a track. DSC is set to 0 by the device just before a seek begins. When an error occurs, this bit is not changed until the Status Register is read by the host, at which time the bit again indicates the current seek complete status.

When the device enters into or is in Standby mode or Sleep mode, this bit is set by device in spite of not spinning up.

DRQ Data Request. DRQ=1 indicates that the device is ready to transfer a word or byte of data between the host and the device. The host should not write the Command register when DRQ=1.

CORR (COR) Corrected Data. Always 0.

IDX Index. Always 0

ERR ERR=1 indicates that an error occurred during execution of the previous command. The Error Register should be read to determine the error type. The device sets ERR=0 when the next command is received from the host.

(48)

12

General Operation Descriptions

12.1

Reset Response

There are three types of reset in ATA as follows:

Power On Reset (POR) The device executes a series of electrical circuitry diagnostics, spins up the HDA, tests speed and other mechanical parametric, and sets default values.

COMRESET COMRESET is issued in Serial ATA bus.

The device resets the interface circuitry as well as Soft Reset.

Soft Reset (Software Reset) SRST bit in the Device Control Register is set, then is reset.

The device resets the interface circuitry according to the Set Features requirement.

The actions of each reset are shown in “Table 29 Reset Response Table” on Page 48

POR COMRESET Soft Reset

Aborting Host interface - o o

Aborting Device operation - (*1) (*1)

Initialization of hardware O x x

Internal diagnostic O x x

Starting spindle motor (*5) x x

Initialization of registers (*2) O o o

Reverting programmed parameters to default O (*6) (*3) - Number of CHS (set by Initialize Device Parameter)

- Multiple mode - Write cache - Read look-ahead - ECC bytes

- Volatile max address

Power mode (*5) (*4) (*4)

Reset Standby timer value o o x

O ---- execute X ---- not execute Note.

(*1) Execute after the data in write cache has been written.

(*2) Default value on POR is shown in “Table 30 Default Register Values” on Page 49. (*3) The Set Features command with Feature register = CCh enables the device to

revert these parameters to the power on defaults.

(*4) In the case of sleep mode, the device goes to standby mode. In other case, the device does not change current mode.

(*5) According to the initial power mode selection.

(*6) See 12.14 Software Setting Preservation Feature Set.

(49)

12.1.1

Register Initialization

After power on, COMRESET, or software reset, the register values are initialized as shown in the following table.

Register Default Value

Error Diagnostic Code

Sector Count 01h LBA Low 01h LBA Mid 00h LBA High 00h Device 00h Status 50h Alternate Status 50h

Table 30 Default Register Values

The meaning of the Error Register diagnostic codes resulting from power on, COMRESET or the Execute Device Diagnostic command are shown in the following table.

Code Description 01h No error Detected

02h Formatter device error 03h Sector buffer error 04h Ecc circuitry error

05h Controller microprocessor error Table 31 Diagnostic Codes

12.2

Diagnostic and Reset considerations

The Set Max password, the Set Max security mode and the Set Max unlock counter don’t retain over a Power On Reset but persist over a COMRESET or Soft Reset.

For each Reset and Execute Device Diagnostic, the Diagnostic is done as follows: Execute Device Diagnostic

In all the above cases: Power on, COMRESET, Soft reset, and the EXECUTE DEVICE DIAGNOSTIC command the Error register is shown in the following table.

Device 0 Passed Error Register

Yes 01h

No 0xh

Where x indicates the appropriate Diagnostic Code for the Power on, COMRESET, Soft reset, or Device Diagnostic error.

References

Related documents

A computer file is a collection of information which is stored (saved) on computer storage media such as a hard disk drive or flash drive.. Since a hard drive usually

(“Viviti”) to WD for $3.9 billion in cash and 25 million shares of WD common stock valued at approximately $0.9 billion, which totaled to value of approximately $4.8 billion.

approximately 25 per cent, by allowing us to allocate local six-digit numbers that start with ‘0’, ‘1’, and in some cases the digits ‘99’. We explain in paragraph 3.19 why we

In contrast to the previous case-study [BA], the interviews with management indicate that [BB] has different layers of purpose in managing and developing their

Petersburg in Russia and to check and collect files in Russian National History Archives, from which a large amount of basic files about city construction during the

version 1.1 Hitachi Global Storage Technologies Partitioning and Formatting Reference Guide.. If your hard disk controller is not natively supported by Windows 2000 or XP, press S

If using a SATA hard drive as the source disk, gently slide the hard drive into the 7+15 SATA connector labeled Source-1 on the duplicator dock.. If

LLL centre-the next step: A European pilot project for the future Centre LLL-le pas suivant: Un projet-pilote européen pour l’avenir.. Athènes / Athens 12 - 13/02/2004 ICT in