8-bit microcontroller
Decoupled Fuzzy Sliding-mode Balance Control of Wheeled Inverted Pendulums Using An 8-bit Microcontroller
... two second-order subsystems which represent the angle of body and position of wheel. In the proposed decoupled fuzzy sliding-mode balance control (DFSBC) scheme, a decoupled sliding surface which includes information of ...
5
Implementation of Artificial Neural Network Training Data in Micro-Controller Based Embedded System
... Implementing neural networks on an 8- bit microcontroller with limited computing power presents several programming challenges. In order for the network to perform as quickly as possible, creating ...
8
Digital Control Of A Buck Converter Using An 8 Bit STM Microcontroller
... an 8 bit microcontroller from ST ...an 8 bit system to control a switching converter with acceptable performance for a given ...
8
American Journal of Sensor Technology
... low are that it will minimize the eddy currents in the permeable core and reduce the influence of inter-winding capacitances [8]. In a microcontroller implementation, a low excitation frequency will of ...
10
Development of a driver information system based on onboard diagnostic II communication protocol
... The proposed system consists of an 8-bit microcontroller, a buffer memory, a liquid crystal display, a real time clock, a MultiMediaCard, an OBD-II interpreter unit, and... : Profesor Ma[r] ...
24
The Method of Data Access for Nuclear Instrument Based on Linked List
... In our design of nuclear instrument, the processor uses 8-bit microcontroller to control and store the data sent by the nuclear signal acquisition. When the nuclear instrument is idle, the command is ...
6
Brief Introduction about VHDL Implementation of CVSD Codec Neha Sharma, Amrita Soni, Piyush Gupta
... different bit comparing configurations such as 2-bit, 4-bit, 8-bit, ...like 8 bit or ...are 8 bit input array). The below figure shows the RTL Schematic of ...
5
High-speed Curve25519 on 8-bit, 16-bit, and 32-bit microcontrollers
... access elements of f in decrementing order. As mentioned in Section 3, many multiplications of cross-product terms occur twice during the execution of the squaring operation. These do not have to be computed multiple ...
18
Design and Implementation of 8 Bit and 16 Bit ALU Using HDL Language
... of 8-bit and 16-bit ALU with different 8 operations and 16 operations ...over 8-bit ALU is the achievement of increase in the operating speed of CPU so that the large number of ...
6
LITERATURE REVIEW ON ENERGY CONSUMPTION AND CONSERVATION IN MOBILE DEVICE
... is used to detect the errors. But the disadvantage of using Hamming code is that it is used for detection of only one error. Because of this drawback we have check the data every time for the detection of error in each ...
8
Performance analysis of 4 bit & 8 bit Vedic multiplier for signal processing
... 4x4 bit Vedic multiplier modules such that “Urdhva- Tiryakbhyam” (Vertically and Crosswise) sutra(formula) is used to construct an architecture for the multiplication of two binary numbers(any ...
6
Delay Optimised 16 Bit Twin Precision Baugh Wooley Multiplier
... an 8-bit case, where the partial- product array has been reorganized according to the scheme of ...significant bit (MSB) of the final result is ...
6
Laser-induced Single-bit Faults in Flash Memory: Instructions Corruption on a 32-bit Microcontroller
... Performing extensive characterisation and exploration of laser parameters to perform a correct fault injection is a time-consuming process and can take months. However, reproducing these results on a new target code and ...
22
Automatic Detection of squats and safety measures at railway infrastructure
... reliable. Microcontroller allows dynamic and faster control.LPC2148 microcontroller is the heart of the circuit as it controls all the above mentioned ...
5
Design of 16-bit Heterogeneous Adder Architectures Using Different Homogeneous Adders
... Now, the main point of consideration is that how to select number of bits for each sub-adder. Bit-width selection for each sub-adder can be done on the basis of requirements (i.e. Area, Speed and Power ...
7
DESIGN OF HIGH SPEED MULTIPLIER ARCHITECTURE WITH REDUCED COMPLEXITY
... One of the operands is divided into two 4 bit group. Here 110111010 is divided into 1101 and 1010. By using basic block, the intermediate products are 1101*10101101=100011001001 and 1010*10101101=11011000010. ...
6
Eco Beach Cleaner
... The section presents with some of the related works in literature with respect to arrhythmia detection systems. An algorithm was developed by Rajpurkar et al [8] for identifying the arrhythmias from a massive ...
6
The application logic and two faces on the application of the maximum speed, lower power and a tendency to sequential circuits
... The performance of digital circuits can be enhanced using reversible gates and have compared 4-bit ripple carry reversible adder with an irreversible adder in terms of speed and power; thereby concluding that ...
7
COP402 datasheet pdf
... 4-bit Accumulator 6-bit RAM Address Register Upper 2 bits of 8 register address Lower 4 bits of 8 digit address 1-bit Carry Register 4-bit Data Output Port 4-bit Enable Register 4-bit Re[r] ...
18
COP422 datasheet pdf
... 4-bit Accumulator 6-bit RAM Address Register Upper 2 bits of 8 register address Lower 4 bits of 8 digit address 1-bit Carry Register 4-bit Data Output Port 4-bit Enable Register 4-bit Re[r] ...
23