chip-to-chip interconnection systems
A Scalable & Energy Efficient Graphene-Based Interconnection Framework for Intra and Inter-Chip Wireless Communication in Terahertz Band
... and chip area ...memory systems in order to provide fast and efficient means for data access and sharing between ...a chip increases, the performance is limited by the communication among and within ...
73
The Reflected-Shifted-Truncated-Gamma Distribution for Negatively Skewed Survival Data with Application to Pediatric Nephrotic Syndrome
... Traditional chip pins were extended and converted to micro-antennas to achieve the wireless interconnection between chips for the purpose of solving the interconnection and signal integrity issues ...
150
Real-time Processor Interconnection Network for FPGA-based Multiprocessor System-on-Chip (MPSoC)
... embedded systems are located in real- time ...the interconnection network has to be ...multistage interconnection networks (MINs) as a network on ...
6
Deploying a Telecommunication Application on Multiprocessor Systems-on-Chip
... All hardware components are described by simulation models from the SoCLib library [16]. A direct mapped write through cache policy is used for both the 16 Kbytes instruction cache and 512 bytes data cache. This article ...
8
DL(2m): A New Scalable Interconnection Network for System-on-Chip
... the injection rate of source nodes, up to the set of destination nodes and/or the network becomes saturated. This performance index shows that DL(2m) and 2D Mesh topologies outperform Ring, and scale better when the ...
7
On-Chip Interconnection Network with an Ecient Parallel Buer Structure and Generic Trac Model
... In designing Network-on-Chip (NoC) systems, there are several issues to be considered, such as topology, routing algorithm, performance, latency and complex- ity. All these factors are taken into account ...
15
On-Chip Permutation Mesh Network for MPSOCs Network-on-Chip
... allowed Systems-on-Chip (SoCs) designs to grow continuously in count of components and ...the interconnection network starts to play an important role in determining the performance and power of the ...
5
On-chip Interconnection Network for Accelerator-Rich Architectures
... Figure 2: The microarchitecture of the on-chip accelerator between memory accesses, and 2) taking advantage of reuse of data within the buffer. As the number of accelerators in a system grows, the amount of ...
6
An Interconnection Architecture for Seamless Inter and Intra-Chip Communication Using Wireless Links
... per chip, and the number of chips in the system is varied from one to a maximum of four for this work’s experiments, yielding different systems of sizes 64, 128, 192 and 256 ...independent chip are ...
52
Organs-on-chip models of the female reproductive system
... Blundell et al. have developed an in vitro microengineered cell culture system that mimics the architecture of the human placental barrier by co-culturing human trophoblast cells and human placental villous endothelial ...
16
Design Partitioning Methodology for Systems on Programmable Chip
... computing systems have the potential for achieving high performance at a relatively low cost for a wide range of ...for Systems on Programmable Chip to reduce maximum communication ...
6
On-Chip Gel-Valve Using Photoprocessable Thermoresponsive Gel
... mechanical damage to cells passing through the valve. Here we use a photoprocessable thermoresponsive gel (Bioresist, Nissan Chemical Industries Ltd.), as a key component of a gel microvalve. Since Bioresist can be pat- ...
8
Intra Chip and Inter Chip Wireless Communication Analysis for Millimeter Wave using Miniaturized On Chip Antenna
... [5]. On-chip antennas are mainly used as wireless interconnects for the purpose of inter-chip/intra-chip communications. Generally, interconnect is a physical or logical connection between two ...
9
Design and Analysis of On-Chip Router for Network on Chip
... A variety of interconnection schemes are currently in use, including crossbar, buses and NOCs. Of these, later two are dominant in research community. However buses suffers from poor scalability because as the ...
5
Organ-on-Chip In Development:Towards a roadmap for Organs-on-Chip
... fluid flow rates and gas pressure for pneumatic actuation of flexible membranes are mostly controlled by external, partly automated equipment. Connection of fluidic peripherals to chip or plate devices typically ...
37
On Chip Capillary Electrophoresis (Chip CE) with Optical On Chip Leaky Waveguide Based Detection
... Capillary electrophoresis (CE) suffers from a relatively small sensitivity—at least in case of optical detection transversely to the capillary axis due to the small capillary inner diameters in the range of 50 - 100 µm. ...
6
Prediction of Chip Morphology for Aluminum Metal Matrix Composites in End Milling Machining
... Figure 2 presents an optimization plot for chip width. From the plot, the optimal machining conditions during the end milling process was found to be at higher cutting speed (1500 rpm), lower feed (31.5 mm/rev) ...
7
The Effects of Multiple Gratitude Interventions Among Informal Caregivers of Persons with Dementia and Alzheimer's Disease
... From the descriptions in sections 2.5 and 2.6, the on-chip buffers assume the roles of memory latency hiding and data reuse. Convey’s circular buffering is better than double buffering in memory latency hiding ...
109
Flip Chip testing with a capacitive coupled probe chip.
... the chip under test to the probe chip and keep their faces as close together as possible, ideally ...the chip under test will ulti- mately employ for bonding to the MCM ...probe chip to accept ...
103
The Content Security Mechanism of Smart TV Broadcasting Operating System
... security chip, then the DCAS terminal can according to the DCAS client software which download from front end to realize decryption of the encrypted content of DCAS front ...security chip, DCAS client ...
10