• No results found

digital signal processors (DSP)

Floating-to-Fixed-Point Conversion for Digital Signal Processors

Floating-to-Fixed-Point Conversion for Digital Signal Processors

... Digital signal processing applications are specified with floating-point data types but they are usually implemented in embedded systems with fixed-point arithmetic to minimise cost and power ...the ...

19

Architectural Review: Evolution of Embedded Digital Signal Processors

Architectural Review: Evolution of Embedded Digital Signal Processors

... of DSP techniques came in 1978 when Intel introduced the 2920 as an "analog signal processor", a complete self contained signal processing device in a 40 pin DIP Package incorporating ...

6

Adaptation of DSP Processors for 3G and 4G Wireless Communication

Adaptation of DSP Processors for 3G and 4G Wireless Communication

... of Digital Signal Processors for third generation mobile ...mobile processors over the years is affected by Communication, performance , low-power operation and the development in mobile ...

9

Teaching Challenge in Hands-on DSP Experiments for Night-School Students

Teaching Challenge in Hands-on DSP Experiments for Night-School Students

... with DSP, and this correlates with the main focus and strength of the department in applied ...as digital signal processors, strong software development, such as real-time DSP ...

8

A Fast and Efficient On-Line Harmonics Elimination Pulse Width Modulation for Voltage Source Inverter Using Polynomials Curve Fittings

A Fast and Efficient On-Line Harmonics Elimination Pulse Width Modulation for Voltage Source Inverter Using Polynomials Curve Fittings

... To implement the on-line HEPWM, it appears that most researchers opted for the digital signal processors (DSP). This is inevitable, as HEPWM algorithms are generally complex and significant ...

16

PARALLEL ARRAY MULTIPLIER DESIGN TECHNIQUES

PARALLEL ARRAY MULTIPLIER DESIGN TECHNIQUES

... Multiplication is the basic building block for several DSP processors, Image processing and many other. Over the years the computational complexities of algorithms used in Digital Signal ...

10

Design and Implementation of Carry Tree Adders using Low Power FPGAs

Design and Implementation of Carry Tree Adders using Low Power FPGAs

... Abstract— The binary adder is the critical element in most digital circuit designs including digital signal processors (DSP) and microprocessor data path units. As such, extensive ...

5

Power estimation on functional level for programmable processors

Power estimation on functional level for programmable processors

... One possible straight forward power estimation approach on DSPs is the so-called Physical-Level Power Analysis methodology. This approach is based on the analysis of the switching activity of all transistors of the ...

5

A Review : Area and Delay Efficient Pre-encoded multipliers Based on Non-Redundant Radix-4 Encoding Sandeep Kumar Soni 1, Rajesh Sharma2 , Neelesh Gupta 3

A Review : Area and Delay Efficient Pre-encoded multipliers Based on Non-Redundant Radix-4 Encoding Sandeep Kumar Soni 1, Rajesh Sharma2 , Neelesh Gupta 3

... [B] Dinesh, V. Venkateshwaran, P. Kavinmalar and M. Kathirvelu,[2] Multipliers are key parts of the many high performance systems like FIR filters, microprocessors, digital signal processors, etc. A ...

6

Dual-quality 5:2 compressors for utilizing in dynamic accuracy configurable multipliers

Dual-quality 5:2 compressors for utilizing in dynamic accuracy configurable multipliers

... Cong Liu, et al (2014), [2] Approximate circuits have been considered for error-tolerant applications that can tolerate some loss of accuracy with improved performance of energy efficiency. Multipliers are arithmetic ...

9

FPGA implementation and Design of low power sequential filter

FPGA implementation and Design of low power sequential filter

... We will present the design and FPGA implementation of sequential digital 8-tap FIR filter using a novel micro programmed controller based design approach. In this paper, the FIR filter is designed for operation ...

5

A Hysteresis Current Control Technique for Electronics Convertor

A Hysteresis Current Control Technique for Electronics Convertor

... In figure 7, simulation of close loop circuit is shown. All other things are similar as open loop system, but here reference current (Iref) is given through feedback of output voltage. So if the load is variable, then ...

8

Design and Implementation of VLSI 8 Bit Systolic Array Multiplier

Design and Implementation of VLSI 8 Bit Systolic Array Multiplier

... in DSP applications, parallel array multipliers are widely used. In DSP applications, most of the power is consumed by the ...array processors that execute operations in the so-called systolic ...

6

1.
													Design of ultra low-power 16-bit carry select adder using fully symmetrical bridge style circuit

1. Design of ultra low-power 16-bit carry select adder using fully symmetrical bridge style circuit

... The speed of the digital adder mostly determined by the amount of time required to propagate the carry through adder also called as propagation delay.This delay is different in different types of adders.CSLA is ...

7

Evaluation Air Pollution Due to Transient Emissions

Evaluation Air Pollution Due to Transient Emissions

... presents digital communications systems, classification of processors, programmable digital signal processing (DSP) processors, and development and implementation of a flexible ...

8

Design and Implement Low Power in Different type of Adders

Design and Implement Low Power in Different type of Adders

... in digital logic that improves speed by reducing the amount of computation time required to determine carry ...Propagator signal and Carry Generator signal. The carry propagator signal is ...

7

Fuzzy Based Interline Unified Power Quality Conditioner for Power Quality Enhancement

Fuzzy Based Interline Unified Power Quality Conditioner for Power Quality Enhancement

... The proposed iUPQC control structure is an ABC reference frame based on the compensation of harmonics, unbalances, disturbances, and displacement . To compensate we are using the SAF is a current loop and PAF is a ...

11

Analysis and application of digital spectral warping in analog and mixed signal testing

Analysis and application of digital spectral warping in analog and mixed signal testing

... analog and mixed-signal testing. They include evaluation of the impulse response of the Device Under Test (DUT) without the risk of overloading and damaging the system, as might happen when applying an impulse. A ...

15

Enhancing Ecg Signals Using Triangular Window Based Fir Digital Filtering Technique

Enhancing Ecg Signals Using Triangular Window Based Fir Digital Filtering Technique

... ECG signal has remained a classical problem and more worrisome is the fact that Powerline interference is a constituent part of the ECG ...intelligent signal tow a wrong position which leads to erroneous ...

7

Challenges to coherent optical communication systems and their mitigation techniques –A Review

Challenges to coherent optical communication systems and their mitigation techniques –A Review

... Abstract: Optical communication systems often arise as the most efficient solution to transmit at high data rates and also over long distances. Recent trends in optical communication are focusing on spectrally efficient ...

5

Show all 10000 documents...

Related subjects