• No results found

high speed CMOS technology

A High Speed Low Power CMOS Comparator for Pipeline ADC in 180nm Technology

A High Speed Low Power CMOS Comparator for Pipeline ADC in 180nm Technology

... ABSTRACT: This paper describes the design of CMOS comparator for low power and high speed application of pipeline ADC in 180nm technology. This paper illustrates the comparison between the ...

5

A 1000 Mhz Low Power and High Speed 8 Bit Flash ADC Architecture using 90nm Cmos Technology

A 1000 Mhz Low Power and High Speed 8 Bit Flash ADC Architecture using 90nm Cmos Technology

... power, High speed and High resolution Flash ADC with increased sampling ...90nm CMOS technology and all the parameters such as sampling rate, power consumption, resolution were obtained ...

9

CMOS Low Power, High Speed Dual-Modulus 32/33 Prescaler in sub-nanometer Technology

CMOS Low Power, High Speed Dual-Modulus 32/33 Prescaler in sub-nanometer Technology

... of high operating frequency compared with the traditional TSPC divide-by 2 ...When high is the output of FF1 will be disabled and FF2 alone performs divide-by-2 function ...logically high DFF1 will ...

5

An Improved Low Power, High Speed CMOS Adder Design for Multiplier

An Improved Low Power, High Speed CMOS Adder Design for Multiplier

... improved CMOS full adder circuit for high speed and low power applications is proposed in this paper at 90 nm technology node with supply voltage ...

5

A low-noise current preamplifier in 120 nm CMOS technology

A low-noise current preamplifier in 120 nm CMOS technology

... micron CMOS technology on analog circuit design with a special focus on the noise performance and the ability to de- sign low-noise ...why CMOS tech- nology can grow to a key technology in ...

5

Design of Low voltage Comparator for Analog to Digital Conversion

Design of Low voltage Comparator for Analog to Digital Conversion

... The high speed Analog To Digital Converters (ADC’s) are being has continuously pushed towards their performance limits as technology scales down and system specification become more ...conversion ...

7

High-κ dielectrics on germanium for future high performance CMOS technology

High-κ dielectrics on germanium for future high performance CMOS technology

... Moreover, high mobility materials are being considered to replace Si as channel materials motivated by the requirement for higher drive current and faster switching speed of ...its high hole and ...

131

DESIGN OF HIGH-SPEED LOW-POWER PULSE- TRIGGERED FLIP-FLOP USING TSMC-CMOS TECHNOLOGY

DESIGN OF HIGH-SPEED LOW-POWER PULSE- TRIGGERED FLIP-FLOP USING TSMC-CMOS TECHNOLOGY

... Pulse-triggered FF (P-FF), because of its single-latch structure, is more popular than the conventional transmission gate (TG) and master–slave based FFs in high-speed applications. Besides the speed ...

11

Design and analysis of novel high 
		performance CMOS domino logic for high speed applications

Design and analysis of novel high performance CMOS domino logic for high speed applications

... processing speed and less power dissipation in high performance circuit design as compared to static complementary metal-oxide-semiconductor (CMOS) logic ...all high speed ...as ...

6

Analysis of CMOs Dynamic Comparators for Low          Power and High Speed ADCs

Analysis of CMOs Dynamic Comparators for Low Power and High Speed ADCs

... and high speed ADC converters make use of the dynamic comparators for maximizing the speed and efficiency of ...like high input impedance, no static power dissipation and good robustness ...

7

Implementation on STM-16 Frame Termination VLSI with High-Speed and Low-Power GDI Techniques

Implementation on STM-16 Frame Termination VLSI with High-Speed and Low-Power GDI Techniques

... the CMOS technology in the ...for high-speed digital services, a nested level of four is required for each STM; that is, the lowest level of container, virtual container, administrative unit ...

7

PERFORMANCE ANALYSIS OF LOW POWER, HIGH SPEED, HIGH RESOLUTION AND LOW OFFSET VOLTAGE OF DYNAMIC LATCH COMPARATORSUSING 180NM TECHNOLOGY

PERFORMANCE ANALYSIS OF LOW POWER, HIGH SPEED, HIGH RESOLUTION AND LOW OFFSET VOLTAGE OF DYNAMIC LATCH COMPARATORSUSING 180NM TECHNOLOGY

... world, high speed and low power era is an increasing demand of a High Speed Comparator for ADC, DAC and various other applications in an analog and digital ...voltages, speed , ...

7

Low Power and High Speed 6T SRAM Cell in Nanoscale CMOS Technologies

Low Power and High Speed 6T SRAM Cell in Nanoscale CMOS Technologies

... of CMOS technology in progress beyond 100 nm, It has become more and more difficult to deal with ...for high speed ...nm CMOS technology with a voltage of ...RF CMOS VLSI ...

7

Design of Low Power and High Speed CMOS Comparator for A/D Converter Application

Design of Low Power and High Speed CMOS Comparator for A/D Converter Application

... of CMOS comparator based on a preamplifier-latch circuit driven by a ...increase speed of an ADC. The design is simulated in 0.18 μm CMOS Technology with Cadence ...

6

A Low Power, High Speed 18 Transitor True Single Phase Clocking D Flip  Flop Design In 90nm Cmos Technology

A Low Power, High Speed 18 Transitor True Single Phase Clocking D Flip Flop Design In 90nm Cmos Technology

... power, high-speed 18- transistor true single- phase clocking D flip-flop (FF) design using complementary pass-transistor ...static CMOS logic ...90nm CMOS technology and the simulation ...

5

Design of Positive Edge Triggered D Flip-Flop Using 32nm CMOS Technology

Design of Positive Edge Triggered D Flip-Flop Using 32nm CMOS Technology

... D flip-flop is an important part of the modern digital circuits. Phase locked loop with an excellent performance is widely studied in recent years. Frequency divider and PFD are indispensable modules of PLL, which uses D ...

10

Design of High Speed, Low Power and Wide range Ripple Detector for On-Chip testing in CMOS Technology

Design of High Speed, Low Power and Wide range Ripple Detector for On-Chip testing in CMOS Technology

... Comparator forms the final stage of the detector.Fig.6 shows the comparator circuit which is build with preamplifier followed by buffer stages. The preamplifier is designed with differential structure because of its ...

6

A Novel High Speed Power Efficient Double Tail Comparator in 180nm CMOS Technology

A Novel High Speed Power Efficient Double Tail Comparator in 180nm CMOS Technology

... The main objective of design rule checking is to achieve a high overall yield and reliability for the design. If the design rules are violated the design will not function properly. To meet the goal of improving ...

6

Low Power and High Speed 4-Bit Flash Analog to Digital Converter Using Dynamic Latch Comparator Technique

Low Power and High Speed 4-Bit Flash Analog to Digital Converter Using Dynamic Latch Comparator Technique

... operating speed is high as compared to flash it is slow and medium ...to high resolution and low power applications with moderate ...low speed and high resolution ...at high ...

6

High Speed CMOS Comparator Design with 5mV Resolution

High Speed CMOS Comparator Design with 5mV Resolution

... The simulation is done in Spectra CADANCE gpdk- 180nm Technology. Figure 10 shows the DC response of the conventional comparator circuit. Figure 11 shows the DC response of the proposed circuit, in which the ...

5

Show all 10000 documents...

Related subjects