high-speed low-power applications
1. Design of low power and high speed multiplier
... for low power and small area applications[10]. The Speed enhancement and lower power consumption was achieved by replacing the conventional full adder with the Pass Transistor Logic ...
7
Adiabatic Logic Circuits for Low Power, High Speed Applications
... As technology is shrinking down we requires devices which consume less power gives less delay in device. So here we compare PFAL (Positive Feedback Adiabatic Logic) and ECRl (Efficient Charge – Recovery Logic) ...
8
A Survey on Area Efficient Low Power High Speed Multipliers
... of high-speed, area efficient and low-power VLSI architecture needs efficient arithmetic processing ...other applications multiplier is an important basic building ...of high ...
10
Design of 45nm Switched Inverter Scheme (SIS) ADCs for Low Power and High Speed Applications
... present applications demands high speed, low power dissipation, minimum area, low noise and application specific ...wide applications. On the down side the flash ADC ...
8
A Gate Diffused Input Based CMOS Full Adder Circuit for Low Power, High Speed Applications
... VLSI applications, for arithmetic operations mostly adder is used so in other words, we can say that adder is the heart of VLSI design ...system applications affects directly. Here recently in past few ...
6
Review on Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier
... a high speed and low power 16x16 Vedic Multiplier is designed by using low power and high speed modified carry select ...introduces high delay block and also ...
5
VLSI Implementation of an Approximate Multiplier using Ancient Vedic Mathematics Concept
... Vedic mathematics is the name given to the ancient Indian system of mathematics that was rediscovered in the early twentieth century from ancient Indian sculptures (Vedas). It mainly deals with Vedic mathematical ...
12
Design and Implementation of Energy Efficient and High Throughput Vedic Multiplier
... design power, speed and area are the most often used measures for determining the performance of the VLSI ...(DSP) applications such as Convolution, Fast Fourier Transform, filtering and in ...
6
Low Power High Speed Dynamic Comparator
... many applications such as data storage systems, fast serial links, high speed communication and interfaces, which required for high resolution and high speed of the order of ...
5
Design and Implementation of High Speed Low Power Viterbi Decoder
... Recently, power dissipation has also become an important concern, especially in battery- powered applications, such as cellular phones, pagers and laptop ...computers. Power dissipation can be ...
7
A Low Power VLSI Design of an All Digital Phase Locked Loop
... for low frequency range has been performed, in view its applications in various fields like wireless communication, biomedical etc, which require a low power, high speed and ...
5
Design and Simulation of a Novel 8T SRAM Cell for Low Power High Speed Applications
... Proposed SRAM cell gives very less power dissipation and high noise margin which is used in the memory design purpose. By selecting sense amplifier row decoder, recharge circuit SRAM memory can be design. ...
5
1 5mW,14 68V/µS Low Power and High Speed Comparator Design for ADC Applications
... resulted in output[2]. Pre-amplifier, decision making stage and an output buffer stage forms comparator as shown in the Fig.2 [3].Pre-amp amplifies the input signal to improve the comparator sensitivity and isolates the ...
5
High-Speed and Low-Power Flash ADCs Encoder
... in high-speed ...in high-speed applications, design structures of these encoders for a 5-bit flash ADC are illustrate in ...the speed of both encoders, their first stages are ...
9
An Improved Low Power, High Speed CMOS Adder Design for Multiplier
... for high speed and low power applications is proposed in this paper at 90 nm technology node with supply voltage ...the power reduction logic in any digital ...in power, ...
5
Low Power High Speed Differential Current Comparator
... bandwidth, high speed, better noise figure and smaller supply ...its applications in circuits like current steering DACs where fast computation is necessary, neuromorphic electronic system [5] where ...
7
Low Power And High Speed Efficient Multiplier Design
... Parallel multipliers are essential building hinders in mixed media and advanced numerous applications, the sources of info and the yield of the multiplier have a similar piece width. These circuits are indicated ...
7
Dual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications
... This simplified replica path achieves an approximate flip-flop D-Q delay, especially similar to the D-Q falling delay. Therefore, balancing the rising and falling D-Q delay helps this replica to be more effective. The ...
8
Low Voltage High Speed 8T SRAM Cell for Ultra Low Power Applications
... ultra-low power applications operating voltage of ...optimize power and ...The power of the proposed 8T SRAM with Read assist is reduced by ...The power of the proposed 8T SRAM ...
7
Efficient Implementation of Fault Coverage Circuit for High Speed and Low Power Applications
... the power by maintaining the fault coverage in these project three intermediate patterns between the random patterns is ...hence power consumption is also reduced without any penalty in the hardware ...the ...
6