• No results found

high speed signal processors

Architectural Review: Evolution of Embedded Digital Signal Processors

Architectural Review: Evolution of Embedded Digital Signal Processors

... Digital Signal Processing is one of the most powerful technologies that will shape science and engineering in the twenty-first ...sonar, high fidelity music reproduction, and oil prospecting, to name just a ...

6

High Performance Novel Square Root Architecture Using Ancient Indian Mathematics for High Speed  Signal Processing

High Performance Novel Square Root Architecture Using Ancient Indian Mathematics for High Speed Signal Processing

... In ancient times, mathematicians made calculations based on 16 Sutras (Formulae). The idea for designing the square root processor has been adopted from ancient Indian mathematics “Vedas” [10] [11]. The well known duplex ...

14

Design of A Low Power Area Optimized 4-Bit Arithmetic Logic
              Unit for High Speed Processors

Design of A Low Power Area Optimized 4-Bit Arithmetic Logic Unit for High Speed Processors

... and high speed microelectronic devices has come to the ...power, high speed and high throughput ...digital signal processor. The performance of high speed ...

8

Area Delay Power Efficient Carry Select Adder  for Modern Signal Processors

Area Delay Power Efficient Carry Select Adder for Modern Signal Processors

... and high speed and data path logic systems forms the largest areas of research in VLSI system chip ...addition speed is limited by the time necessary to send a carry via the ...manipulation ...

6

Design of Low Power and High Speed Correlators for IEEE 802 16 WiMAX Systems

Design of Low Power and High Speed Correlators for IEEE 802 16 WiMAX Systems

... broadband wireless access for rural as well as remote areas. Some other wireless accesses are Wi-Fi and Wi- MAX. The operation of Wi-Fi and WiMAX is similar, but WiMAX operates at high speed and it is used ...

9

Low Power Re-Configurable DCT for High Speed Mixed Signal DSP

Low Power Re-Configurable DCT for High Speed Mixed Signal DSP

... maintaining high speed and accuracy in digital signal processing (DSP) ...a high-speed architecture free of ROM, multiplication, and subtraction, NEDA can also expose the redundancy ...

6

A Storage Architecture for High Speed Signal Processing: Embedding RAID 0 on FPGA

A Storage Architecture for High Speed Signal Processing: Embedding RAID 0 on FPGA

... for signal processing field to store high speed ...tures high storage rate, mass capacity and small volume, and it is an efficient solution to store high speed ...

5

Signal integrity issues in high speed wireline links: analysis and integrated system solutions

Signal integrity issues in high speed wireline links: analysis and integrated system solutions

... several high-speed wireline applications, such as Fibre Channel for storage networks and 10Gigabit Ethernet for local area ...the signal by allowing an equal number of “1s” and “0s” for ...signaling ...

194

A Hysteresis Current Control Technique for Electronics Convertor

A Hysteresis Current Control Technique for Electronics Convertor

... During last some years, Active power convertors and high frequency convertors are being more and more popular. As frequency of these convertors is increases, the Switching losses and source harmonics are increase ...

8

FPGA Implementation of a High Speed Matrix Multiplier for Use in Signal and Image Processing Applications

FPGA Implementation of a High Speed Matrix Multiplier for Use in Signal and Image Processing Applications

... and high speed data processing, but in such complex environment fewer methods can provide perfect ...for high speed data ...computing speed by combining the concept of parallel ...

7

An Processors With High speed OFDM  & FFT size greater than 512 points with Low  power consumption standards

An Processors With High speed OFDM & FFT size greater than 512 points with Low power consumption standards

... This paper proposed high speed and low hardware intricacy SMSS predicated reconfigurable FFT/IFFT processor. The reconfigurable FFT processor can reduce the hardware involution when compared with the ...

7

ANALYSIS AND IMPLEMENTATION OF MAC WITH WALLACE TREE

ANALYSIS AND IMPLEMENTATION OF MAC WITH WALLACE TREE

... The MAC can be solved & analyzed using a new modified method of Wallace tree construction. The modified tree has a slightly smaller critical path ,a slightly larger wiring overhead but requires low power and ...

5

MasPar MP-1: An SIMD Array Processor

MasPar MP-1: An SIMD Array Processor

... Signal and image processing applications demand a wide range of computing solutions. However for the most demanding applications the Engineer must fully utilize the structure of his data and algorithms. Generally ...

7

Practical analysis of polymers with depth varying compositions using Fourier transform infrared photoacoustic spectroscopy (plenary)

Practical analysis of polymers with depth varying compositions using Fourier transform infrared photoacoustic spectroscopy (plenary)

... The decay of thermal waves within the sample and their role in phase delay allow probing of layers of variable thick- ness below the sample surface. Variations in layered and gra- dient compositions are revealed as the ...

9

MOBILE SINK BASED RELIABLE AND ENERGY EFFICIENT DATA GATHERING TECHNIQUE FOR WSN

MOBILE SINK BASED RELIABLE AND ENERGY EFFICIENT DATA GATHERING TECHNIQUE FOR WSN

... the speed limits and other real-time constraints such as lane-changes, emergency braking along with QoS parameters such as bandwidth, delay, jitter, bit error rate and ...with speed constraints in case of a ...

10

Exploring  Energy  Efficient  Quantum-resistant  Signal  Processing  Using  Array  Processors

Exploring Energy Efficient Quantum-resistant Signal Processing Using Array Processors

... Table 1: High-level synthesis results on Zynq UltraScale++ for three different designs of polynomial multipliers. To multiply two polynomials using NTT- based multipliers, we need to execute NTT block three times ...

11

High speed and Area Efficient Rounding Based Approximate Multiplier for Digital Signal Processing

High speed and Area Efficient Rounding Based Approximate Multiplier for Digital Signal Processing

... application [2]. The mean and variance of the errors of the imprecise model increase by only 0.63% and 0.86% with respect to the precise WPA and the maximum error increases by 4%. The inaccurate multipliers achieve an ...

7

Investigation of Digital Signal Processing of High speed DACs Signals for Settling Time Testing

Investigation of Digital Signal Processing of High speed DACs Signals for Settling Time Testing

... test signal with noise is filtered using the comb filter then magnitude of the test signal is normalized and readout (threshold) levels are set according to the resolution of the DAC under ...test ...

6

Measurement analysis for handover 
		initiation procedure in a high speed train environment

Measurement analysis for handover initiation procedure in a high speed train environment

... better signal quality and higher data rate compared to GSM ...weakest signal strength ...received signal strength by the users onboard the ...

7

High Speed and Low-Complexity Hardware Architectures for Elliptic Curve-Based Crypto-Processors

High Speed and Low-Complexity Hardware Architectures for Elliptic Curve-Based Crypto-Processors

... Elliptic curves over nite elds can be represented using prime elds and binary extension elds. There are several implementations in the literature considering im- plementation of ECC over both elds. However, depending to ...

144

Show all 10000 documents...

Related subjects