On-chip Systems (SoC, NoC)
ILP Based Power-Aware Test Time Reduction Using On-Chip Clocking in NoC Based SoC
... for NoC test was proposed in ...for NoC based SoC testing, where different techniques like test data compression, power constraint scheduling, vector compactions are also combined to minimize test ...
12
Design and Optimization of System-on-chip (SOC)
... fabric. NoC plays a critical role in optimizing the performance and power consumption of non-uniform cache-based multicore ...the chip, and has spurred the Non-Uniform Cache Architecture (NUCA) concept as ...
6
Timing analysis of network on chip architectures for MP-SoC platforms
... on chip (NoC) has been proposed by many researchers [1,2, 15,19] ...The NoC-based approach to the above-mentioned interconnect problem provides a highly-structured, multi- core SoC design ...
13
Routing Scheme for Network On-Chip (NOC) based Fuzzy logic
... complex systems in the face of challenges such as the increasing unreliability of state of-the-art nanometer VLSI processes and their use in, among others, IoT applications such as smart cities, e-health ...for ...
7
Modeling and Simulation of 2D Mesh Topological Network on Chip (NOC)
... same chip [1] [3]. Such Systems on Chip (SoC) [1] [4] [17] are widely used in high volume and high-end applications, such as multimedia, aerospace and defense, wired and wireless communication ...
7
A Heuristic for Peak Power Constrained Design of Network-on-Chip (NoC) based Multimode Systems
... chip interconnect architecture, the system designer needs to make decisions as to how the resources in the SoC are interconnected and how communication in the system is routed. These decisions affect the ...
6
Design of NOC Based Permutation for Multi Processor SOC A Sarath chandra & K Seshukumar
... The communication mechanism is employed in systems on a single chip (SoC) are an important contribution to their overall performance. To date bus based mecha- nism is applied in many areas of real ...
5
How To Monitor A Noc With A Network On Chip
... The two most important parameters that affect performance and cost of the MPC are the control interval and the prediction horizon. Each control interval δ the MPC decides on new values for the controlled variables (in ...
162
Simple AEAD Hardware Interface (SÆHI) in a SoC: Implementing an On-Chip Keyak/WhirlBob Coprocessor
... Confidentiality and integrity of transmitted and stored data is even more relevant to mobile devices than to “PC” systems. Mobile devices should be able to efficiently secure speech, streaming media, browsing, ...
6
SYSTEM-ON-A-CHIP (SOC)-BASED HARDWARE ACCELERATION FOR HUMAN ACTION RECOGNITION WITH CORE COMPONENTS
... An efficient solution is required to identify bottlenecks in the proposed system. Ta- ble 3.2 presents the computational demand of the algorithm in units of the number of operations per second (GOPS) and the ...
187
Evaluation of single-chip, real-time tomographic data processing on FPGA SoC devices
... During last few years, the FPGA technology has consid- erably advanced offering devices with very high amount of resources (quadrupled since 2012) [7] and firmware develop- ment methodologies accelerating algorithms ...
10
Communication-centric debug of systems-on-chip using networks-on-chip
... The Quality of Service (QoS) offered by a network-on-chip is of great importance, however services also have their costs in terms of speed, area and power consumption [20]. Æthereal, Philips’ ...
62
Wiley Mobile 3D Graphics SoC From Algorithm to Chip 2010 RETAiL EBook pdf
... NoC-based SoC design uses two major concepts that are distinguishable from those of bus-based SoC ...In NoC-based SoC design, each of the functional modules should be designed to be ...
342
Design and implementation of IP Core Based Architecture of Telecommand System on chip (SoC) on FPGA
... on chip and IP core based design technology. The primary focus in SoC verification is on checking the integration between the various ...the SoC designer is to integrate them onto a chip to ...
5
SOAP Based Distributed Simulation Environment for System-on-Chip (SoC) Design
... In this paper we present a distributed simulation environment for System-on-Chip (SoC) design. Our approach enables automatic generation of, geographically distributed, SystemC simulation models for ...
8
SoC it to EM: electromagnetic side-channel attacks on a complex system-on-chip
... intensive operations (namely AES encryption, as performed by OpenSSL). By periodically cycling through the kernels and monitoring the frequency response (illustrated by Figure 5), two distinct regions of interest were ...
30
Clock Boosting Router: Increasing the Performance of an Adaptive Router in Network-on-Chip (NoC)
... Improving network performance has power saving po- tential for an NoC. For instance, Express Cube [32] lowers network latency by reducing average hop counts. The main idea is to add extra channels between non- ...
10
SCORPIO: A 36-Core Research Chip Demonstrating Snoopy Coherence on a Scalable Mesh NoC with In-Network Ordering
... Multicore processors. Table 2 includes a comparison of AMD, Intel, Tilera, SUN multiprocessors with the SCORPIO chip. These relevant efforts were a result of the continuing challenge of scaling performance while ...
12
Design Trade-offs for reliable On-Chip Wireless Interconnects in NoC Platforms
... wireline NoC networks has high latency and lower ...wireless NoC are discussed in detail and present an analytical model to evaluate the bit error rate (BER) of the wireless ...
74
Energy Efficiency and Performance in Multiprocessors Systems on Chip
... Power management has become a critical issue for current and future chip- multiprocessors(CMPs), as Moore’s law continues providing increasing transistor count. Esmaeilzadeh et al, show that a major driver of ...
122