• No results found

two-valued logic

Generalization of Kalmar’s Proof of Deducibility in Two Valued Propositional Logic into Many Valued Logic

Generalization of Kalmar’s Proof of Deducibility in Two Valued Propositional Logic into Many Valued Logic

... many valued propositional ...for two valued tautologies inside classical propositional logic gives us a possibility to suggest some method for defining of two types axiomatic systems ...

5

Multi-Valued Logic Circuit Design and Implementation

Multi-Valued Logic Circuit Design and Implementation

... the two-valued logic to venture into multi-valued logic and even into infinite-valued (Fuzzy) ...from two-valued to four-valued logic provides an ...

7

Cultural and Institutional Differences at the National and Regional Levels

Cultural and Institutional Differences at the National and Regional Levels

... inherent two-valued logic of thinking and the dominance of open access orders in society are more prone to economic exchanges – transactions, while Eastern civilizations, with their multi- ...

6

The Theory of Membership Degree of Γ Conclusion in Several n Valued Logic Systems

The Theory of Membership Degree of Γ Conclusion in Several n Valued Logic Systems

... Fuzzy logic is the theoretical foundation of fuzzy ...fuzzy logic has aroused the interest of many famous scholars, a series of important results have been created in documents ...

6

The Suitable Two Kinds of Interval valued Fuzzy Metric Spaces for Interval valued Fuzzy Reasoning

The Suitable Two Kinds of Interval valued Fuzzy Metric Spaces for Interval valued Fuzzy Reasoning

... We know that is left-continuous t-norm on and , is residuated pair on , where ξ ∈ , , o, 0 . If be a kind of above four interval-valued left-continuous t-norm and is its residuation, then , be called regular pair, ...

5

Online Full Text

Online Full Text

... consider two types of null values: the first will allow for the representation of unknown values, not necessarily from a given set of values, and the second will represent unknown values from a given set of ...

6

An approach to supervised learning of three valued Lukasiewicz logic in Hölldobler's core method

An approach to supervised learning of three valued Lukasiewicz logic in Hölldobler's core method

... When a rule is discovered, all of its direct predecessors will set the index in their memory which generated this rule to 0 and pass this information on to all their successors. If a vertex subsumed by the rule were to ...

15

Nonlinear Models of Neural and Genetic Network Dynamics:

Natural Transformations of Łukasiewicz Logic LM-Algebras in a Łukasiewicz-Topos as Representations of Neural Network Development and Neoplastic Transformations

Nonlinear Models of Neural and Genetic Network Dynamics: Natural Transformations of Łukasiewicz Logic LM-Algebras in a Łukasiewicz-Topos as Representations of Neural Network Development and Neoplastic Transformations

... Łukasiewicz Logic algebras that are in principle computable through symbolic programming on existing high performance workstations and supercomputers even for modeling networks composed of huge numbers of ...

14

Symbolic Procedure Summary Using Regionbased Symbolic Three-valued Logic

Symbolic Procedure Summary Using Regionbased Symbolic Three-valued Logic

... We use the example in Figure 1 to illustrate some ob- stacles of interprocedural analysis. Function f1 accepts two parameters p and q, and sets pointer *q to pointer p- >a in line L3. Since p->a and *q are ...

7

The application of multi-valued logic to the implementation of Residue Number System Hardware.

The application of multi-valued logic to the implementation of Residue Number System Hardware.

... Under this license, works must always be attributed to the copyright holder (original author), cannot be used for any commercial purposes, and may not be altered. Any other use would r[r] ...

220

A Review: Design and Analysis of Multi-Valued Logic for Quaternary Combinational Circuits

A Review: Design and Analysis of Multi-Valued Logic for Quaternary Combinational Circuits

... We are going to implement all the blocks as discussed in the methodology. As discussed earlier, Quaternary split i..e logic level checker also called as quaternary encoder is the main circuit of the project which ...

7

Clones of Self-Dual and Self-K-Al Functions in K-valued Logic

Clones of Self-Dual and Self-K-Al Functions in K-valued Logic

... Abstract: We give a classification of dual functions, they are m -al functions. We call a function m-al with respect to an operator if the operator lives any function unchanged after m times of using the operator. And 2 ...

12

A Three Valued Interpretation of Negation in Feature Structure Descriptions

A Three Valued Interpretation of Negation in Feature Structure Descriptions

... In the present work, a framework in three-valued logic is suggested for defining the semantics of a feature structure description language, allowing for a more complete set of logical op[r] ...

7

Vol 8, No 6 (2018)

Vol 8, No 6 (2018)

... the two adiabatic logic families and CMOS for the inverter ...the two adiabatic logic families and CMOS for the 2:1 ...adiabatic logic families having better energy savings than CMOS ...

6

Design and Implementation of FPGA based Logic in Memory Multiprocessor Architecture for Multi- Valued Data Transfer Schemes

Design and Implementation of FPGA based Logic in Memory Multiprocessor Architecture for Multi- Valued Data Transfer Schemes

... IJEDR1702154 International Journal of Engineering Development and Research (www.ijedr.org) 923 concept was introduced [1].In this Processor Element (PE), Interconnection Network and Memory are present. PE is presented ...

9

A novel, efficient CNTFET Galois design as a basic ternary-valued logic field

A novel, efficient CNTFET Galois design as a basic ternary-valued logic field

... The threshold voltages of P-CNTFETs are - 0.289 V and - 0.559 V. The novel, efficient Galois field circuits use a novel design technique for ternary logic gates based on CNTFETs that control all the paths by ...

11

Multiplier Design Utilizing Tri Valued Logic for RLNS Based DSP Applications

Multiplier Design Utilizing Tri Valued Logic for RLNS Based DSP Applications

... But the power dissipation and area utilization values saved by the proposed techniques should be taken se- riously, as both the parameters play an important role in every DSP applications. Also the computational com- ...

17

A Low Power Multiple Valued Logic SRAM Cell Using Single Electron Devices

A Low Power Multiple Valued Logic SRAM Cell Using Single Electron Devices

... There exist only a few reports concerning different cells of SETs exhibiting NDC [3-5]. In 1999, Heij et al. [3] reported on NDC effects in SETs for the first time, but the design was not suitable for memory application ...

82

Criterion of functional fullness in many-valued logic

Criterion of functional fullness in many-valued logic

... [1] J. Slupecki, Kryterium pelnosci wielowartesciowych systemow logiki zdan, Comptes Rendus des Seances de la Societe des Sciences et des Lettres de Varsovie, III(32), 102-109, (1939) (Polish), A criterion of functional ...

5

Designing Digital Circuits in Multi-Valued Logic

Designing Digital Circuits in Multi-Valued Logic

... in two parts: the first concerns the process of creating an example of combinational circuit (half-adder); the second one is the construction of a memory element for MVL ...

7

Show all 10000 documents...

Related subjects