• No results found

18 results with keyword: 'advanced business information systems development'

MC10EP35, MC100EP V / 5V ECL JK Flip-Flop

Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.. Input and output parameters vary 1:1 with

Protected

N/A

11
0
0
2022
MC10EL01, MC100EL01. 5VНECL 4-Input OR/NOR

Device specification limit values are applied individually under normal operating conditions and not valid simultaneously1. Input and output parameters vary 1:1 with

Protected

N/A

9
0
0
2021
EXPERIMENTAL INVESTIGATIONS ON THE HEAT TRANSFER CHARACTERISTICS OF SUPERCRITICAL CO 2 IN HEATED HORIZONTAL PIPES

23.03.2021 University of Stuttgart – Institute of Nuclear Technology and Energy Systems Konstantinos Theologou 16 • stable temperature stratification (more pronounced than in

Protected

N/A

22
0
0
2021
Excellent Integrated System Limited

Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.. Input and output parameters vary 1:1 with

Protected

N/A

8
0
0
2022
MC100LVEP V / 3.3V ECL 2, 4, 8 Clock Generation Chip

Device specification limit values are applied individually under normal operating conditions and not valid

Protected

N/A

11
0
0
2021
MC10SX1190. Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit

Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.. Input and output parameters will track 1:1

Protected

N/A

6
0
0
2022
GEKO IRN. LED illuminator. EN English - Instruction manual. IT Italiano - Manuale di istruzioni. FR Français - Manuel d instructions

Rouge Entrée pour allumage par contact sec externe Vert Entrée pour allumage par contact sec externe Blanc Sortie contact sec (Follow).. Noir Sortie contact sec

Protected

N/A

74
0
0
2021
MC10EP446, MC100EP V/5 V 8 Bit CMOS/ECL/TTL Data Input Parallel/Serial Converter

The device also features a differential SYNC input (Pins 29 and 30), which asynchronously reset all internal flip–flops and clock circuitry on the rising edge of SYNCN. The release

Protected

N/A

20
0
0
2021
Reliable seismic collapse assessment of short-period structures using new proxies for ground motion record selection

Collapse fragility curves obtained for the 6-story structure using the ground motion record bins selected based on the considered proxies: (a) Target " Sa value = 0.8 and (b)

Protected

N/A

11
0
0
2020
MC10EP445, MC100EP V/5V ECL 8-Bit Serial/Parallel Converter

For CKSEL LOW operation, the data is latched on both the rising edge and the falling edge of the clock and the time from when the serial data is latched À to when the data is seen

Protected

N/A

20
0
0
2021
NB4N7132. Link Replicator for Fibre Channel, Gigabit Ethernet, HDTV and SATA Up to 1.5 Gb/s

3 MUX LVTTL Input Selects Source for OUT, Selects Either IN0 (LOW) or IN1 (HIGH); defaults.. HIGH when

Protected

N/A

6
0
0
2021
Advanced Business Information Systems Development

 To provide advanced knowledge for the development and implementation of Enterprise Information Systems Architectures based on complex platforms and business processes, focused on

Protected

N/A

13
0
0
2021
NBVSPA015 Series. 3.3 V, LVDS Voltage-Controlled Clock Oscillator (VCXO) PureEdge Product Series

Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is

Protected

N/A

8
0
0
2021
A Service-Member Focused Educational Profile

strategic objectives such as increasing the number of employees with specific degrees, and who can speak specific languages. T HE

Protected

N/A

21
0
0
2021
NB7VQ14M. 1.8V/2.5V/3.3V 8GHz / 14Gbps Differential 1:4 Clock / Data CML Fanout Buffer w/ Selectable Input

5 EQEN LVCMOS Input Equalizer Enable Input; pin will default LOW when left open (has internal pull−down resistor) 6 Q3 CML Output Inverted Differential Output5. Typically

Protected

N/A

11
0
0
2021
MC100EP195B. 3.3V ECL Programmable Delay Chip

This release time is the minimum time that EN must be deasserted prior to the next IN/IN transition to ensure an output response that meets the specified IN to Q propagation delay

Protected

N/A

17
0
0
2021
NCN4555MNR2G. 1.8V / 3V SIM Card Power Supply and Level Shifter

A bidirectional level translator adapts the serial I/O signal between the smart card and the

Protected

N/A

12
0
0
2021
NB6LQ V / 3.3V Differential 4:1 Mux w/input Equalizer to 1:2 LVPECL Clock/Data Fanout / Translator

The NB6LQ572 is a high performance differential 4:1 Clock/Data input multiplexer and a 1:2 LVPECL Clock / Data fanout buffer that operates up to 5 GHz / 6.5 Gbps respectively with a

Protected

N/A

10
0
0
2021

Upload more documents and download any material studies right away!