Top PDF Configurable Verification of RISC Processors

Configurable Verification of RISC Processors

Configurable Verification of RISC Processors

verification. Identifying “library functions” is an important step in this methodology just as it is in implementing an effective UVM like flow [8]. Each test has multiple phases like the ini- tialization, configuration, pre-run, test run, post-run, results extraction, and test report phases to be performed in order to complete testing and reporting. Functions used by the processors are loaded in the functions library and is divided into sub-categories specific to the processor archi- tecture. It has general purpose, DSP-specific, and ARM-specific sub-categories each containing code capable of running on any CPU, DSP platforms and ARM platforms respectively. Elements in the code library are used to create the test cases and is mentioned in a test control file which has sequential tasks to control the operation of the DUT. It also has manipulators and checkers whose primary task to observe and report the working of the DUT. The test contains configuration setup which is a group of files where a particular scenario can be setup for the processor and tested as different conditions when paired with test cases. The test is performed with valid combination of test cases and configuration producing a list of valid test combinations to be performed called the Test list. The verification is done by creating tests that target specific features of the DUT. The important reason for using UVM is that the library modules created in one test case can be reused in other test cases where it can customized to the parameter being verified in that test case. [10] is another work where UVM is applied to the verification of an application processor SoC. The proposed test bench can be applied to both IP and top level system. The automatic test generation helps in creating a well structured test bench architecture and reduces complexities with adopting UVM.
Show more

320 Read more

DESIGN AND COMPARISON OF RISC PROCESSORS USING DIFFERENT ALU ARCHITECTURES

DESIGN AND COMPARISON OF RISC PROCESSORS USING DIFFERENT ALU ARCHITECTURES

The designs are implemented in Verilog HDL. For simulation and synthesis, Xilinx-ISE tool is used. Target device is SPARTAN-6 FPGA, based on 45 nm technology. In this project we use target technology and perform place& route operation for system verification. The inbuilt Timing Analyzer is utilized for speed based comparisons; X-power analyzer takes care of power analysis. Area of a design on FPGA is in terms of number of LUT‘s which is obtained from design summary.

10 Read more

Configurable Random Instruction Generator for RISC Processors

Configurable Random Instruction Generator for RISC Processors

when nth person is working on nth part of first job, the first person is working on first part of nth job. In processors machine cycle replaces a person in completing job i.e. instruction execution. The time taken to fill the pipeline which in example meant first person doing first part of nth job is taken only once if the pipeline is not stalled. Here in processor, a stall can occur when the processor is waiting for an instruction to complete which uses memory and in consequence the memory cannot be accessed.This is a problem especially with Von Neumann architecture as there’s a single memory unit and both read-write operation cannot happen at same time. This is an example of structural dependency where multiple instructions try to access same resources. Structural dependencies are solved by stalling the execution of next instruction until resources become available. If there is change in flow of program then the pipeline is reset i.e. flushed. Flushing means completing last instruction before branch instruction then continuing on from new address location where pipeline needs to be filled again. Hence a pipeline is useful when program don’t have many branch instructions and such programs appear more often than ones with lots of branches which is why most modern processors use pipelining[26, 27].
Show more

261 Read more

DESIGN AND VERIFICATION OF PRIORITY CONFIGURABLE INTERRUPT CONTROLLER

DESIGN AND VERIFICATION OF PRIORITY CONFIGURABLE INTERRUPT CONTROLLER

On-chip communications standard which is required for designing high-performance embedded microcontrollers is provided by AMBA specification of ARM. The AHB acts as the high-performance system backbone bus which is mainly used for high-performance, high clock frequency system modules. It provides high-bandwidth operation and supports efficient connection of processors and supports multiple bus masters. [2] Our Interrupt controller is interfaced to the processor through standard AHB bus. Accessing of registers in the interrupt controller by the processor is done through the AHB bus only.
Show more

11 Read more

Development Of Pesona Risc Microprocessor Architecture In FPGA

Development Of Pesona Risc Microprocessor Architecture In FPGA

Pesona is a 16-bit Reduced Instruction Set Computer (RISC) Microprocessor fabricated by Mimos Semiconductor which was previously designed in Application- specific integrated circuit (ASIC) environment. Since 1996, it has never been further developed for undisclosed reason. As the first RISC processor designed by a Malaysian company, the rejuvenation of Pesona would motivate processor designer to further developed Malaysia’s own processor.

24 Read more

Software-based self-testing for a risc processor

Software-based self-testing for a risc processor

This project is about implementing the technique of Software-Based Self- Testing (SBST) on a Reduced Instruction Set Computer (RISC) processor. Effectiveness of this testing method will be judged on the achieved test coverage, test program size and testing cycle count. Comparison with previous work that combines SBST and partial scan insertion technique would be done. This chapter gives a brief introduction of project background, objective, scope, implementation plan and problem statement, as well as the organization of this thesis.
Show more

20 Read more

A 32-Bit Risc Processor For Convolution Application

A 32-Bit Risc Processor For Convolution Application

The eighth reference has been presented 16 bit non pipelined RISC processor for its application towards convolution. The ALU design of the processor uses modified Wallace tree multiplier which has high speed and low power. The program counter in the processor is the design of an incremented structure and is implemented using quasi adiabatic 2N-2N2P logic structure.

6 Read more

AMD Processor Recognition Application Note. For Processors Prior to AMD Family 0Fh Processors

AMD Processor Recognition Application Note. For Processors Prior to AMD Family 0Fh Processors

The rapid evolution of x86 architecture led to the implementation of new computational features that greatly complicated the microprocessor software development environment. The differences between x86 processors of different vendors, or between one generation of processor and another from the same vendor, were radical enough that software was not immediately portable from platform to platform. It was difficult to develop operating systems, device drivers, and application software without determining the type of processor in a given system. To develop software to run on a variety of platforms, the detection of subtle differences between instruction set implementations and other features from one processor to the next became critical.
Show more

44 Read more

Configurable Sensor Nodes for AAL Applications

Configurable Sensor Nodes for AAL Applications

IHP Im Technologiepark 25 15236 Frankfurt (Oder) Germany www.ihp-microelectronics.com © 2010 - All rights reserved 14 IPMS430 BAN Leon Fixed N ode Contiki. Compiling complex soft[r]

21 Read more

The Design of a Debugger Unit for a RISC Processor Core

The Design of a Debugger Unit for a RISC Processor Core

The AMBER 25 Core is an ARM v2a compatible RISC processor core. It has two variants a 3-stage pipeline (A23) and 5-stage pipeline (A25), this project uses the A25 core. The A25 includes a 32-bit datapath, and separate instruction and data caches that can be configurable to either 2,3,4 or 8 way and each way of 8kB. As shown in the Figure 4.2, the A25 implementation has a five stage pipeline: (i) Instruction fetch - executed at first machine cycle used to load instruction from the main memory or cache; (ii) Decode - executed after fetch stage used by the core to decode the instruction; (iii) Execute - this stage process the instruction and performs operation defined in the instruction; (iv) Memory - this stage performs memory access if required; (v) write back - this stage writes the result to the destination location. Apart from the current design following modifications discussed in Section 4.1.1.1 are been made for instrumenting the IP for debug purpose.
Show more

92 Read more

UltraScale Architecture Configurable Logic Block

UltraScale Architecture Configurable Logic Block

The Configurable Logic Block (CLB) is the main resource for implementing general-purpose combinatorial and sequential circuits. Synthesis tools automatically use the highly efficient logic, arithmetic, and memory features of the UltraScale architecture. These features can also be directly instantiated for greater control over the implementation. The CLB is made up of the logic elements themselves, which are grouped together in a slice, along with the interconnect routing resources to connect the logic elements. Utilization of slices, their placement in the device, and routing between them is best left to the automatic tools, but knowing the UltraScale architecture helps you create more optimal designs.
Show more

60 Read more

Revalume: Configurable Employee Evaluations in the Cloud

Revalume: Configurable Employee Evaluations in the Cloud

• Performance Pre-Evaluation Survey gauges the class’ impression of their current evaluation process using CATME and Google Forms.. • Performance Post-Evaluation Survey gauges the class’[r]

94 Read more

The Configurable SAT Solver Challenge (CSSC)

The Configurable SAT Solver Challenge (CSSC)

In practical applications of SAT, solvers can typically be adjusted to perform well for the specific type of instances at hand, such as software verification instances generated by a particular static checker on a particular software system [3], or a particular family of bounded model checking instances [86]. To support this type of customization, most SAT solvers already expose a range of command line parameters whose settings substantially affect most parts of the solver. Solvers typically come with robust default parameter settings meant to provide good all-round performance, but it is widely known that adjusting parameter settings to particular target instance classes can yield orders-of-magnitude speedups [42, 55, 81]. Current SAT competitions do not take this possibility of customizing solvers into account, and rather evaluate solver performance with default parameters.
Show more

46 Read more

A configurable framework for method and tool integration

A configurable framework for method and tool integration

Configuration programming, with its use of a separate configuration language, provides an excellent means for expressing system structure rather than the embedding of structural decisions in the software components themselves. The approach produces systems which are comprehensible, maintainable and amenable to change and has facilitated the provision of software tools to support system construction and management. The Conic environment for distributed programming is an exemplar for configuration programming. In this paper, we have argued that a configurable framework, analogous to that in configuration programming, can be combined with the notion of ViewPoints to provide similar benefits to the problem of method and tool integration. A vision of this configurable framework has been proposed.
Show more

26 Read more

Scheduling of Processors in Cloud: A Review

Scheduling of Processors in Cloud: A Review

Nima Jafari Navimipour and Farnaz Sharifi Milani (2015) [17] explained that the task scheduling problem in Cloud computing is an NP-hard problem. Therefore, many heuristics have been proposed, from low level execution of tasks in multiple processors to high level execution of tasks. In this paper, a new evolutionary algorithm is proposed which named CSA to schedule the tasks in Cloud computing. CSA algorithm is based on the obligate brood parasitic behavior of some cuckoo species in combination with the Levy flight behavior of some birds and fruit flies. The simulation results demonstrated that when the value of Pa is low, the speed and coverage of the algorithm become very high.
Show more

5 Read more

AN OVERVIEW TO MULTI-CORE PROCESSORS

AN OVERVIEW TO MULTI-CORE PROCESSORS

Secondly, on-chip interconnects are becoming a critical bottle-neck in meeting performance of multi-core chips. [4] With increasing number of cores comes along the huge interconnect delays (wire delays) when data has to be moved across the multi-core chip from memories in particular. [5] The performance of the processor truly depends on how fast a CPU can fetch data rather than how fast it can operate on it to avoid data starvation scenario. [6] Buffering and smarter integration of memory and processors are a few classic techniques which have attempted to address this issue. Network on a chip (NoCs) are IPs (Intellectual Property) being developed and researched upon which are capable of routing data on a SoC in a much more efficient manner ensuring less interconnect delay. [7]
Show more

11 Read more

Efficient Configurable Crossbar Switch Design For Noc

Efficient Configurable Crossbar Switch Design For Noc

Fig.1 (a) shows point to point connection between two modules through direct link assign to them. In this type connection large number of link will required which will increase size of chip. Because of long communication wire there is excessive signal delay. Fig.1 (b) shows bus based communication network which is efficient and flexible compare to point to point communication. In bus based communication the whole communication network is utilized only by two modules at a time because of this all module become idle in this time. Thus the bus may become a bottleneck of overall system performance where heavy communication is required. Fig.1(c) show a packet switched networking infrastructure based solution that can be a promising solution for above discussed problem. This type of approach for communication between nodes referred to as network-on-chip (NoC)[2–5][30]. In NoC, router is used to transferred data in packed switched network, package of data can be further divided into multiple flow information units (flits) that are actually transmitted. NoC greatly improves the scalability of SoCs and achieves higher power efficiency compared to other types of communication structures. As compare to other types of communication structure, NoC provide great improvement in scalability of SoC. it also provide higher efficiency in term of area, delay and area [25]. In NoC based communication system different cores such as processors, memories application specific integrated circuits and intellectual properties exchange their data through the NoC, which consists of router, data links and network interfaces Data links are used to transmit data over communication media and NI provide interface between PE and a router, where it is Responsible to transforming data into packet and vice versa. Physical path for data transmission is decided by routers [28].
Show more

6 Read more

LHIP: Extended DCGs for Configurable Robust Parsing

LHIP: Extended DCGs for Configurable Robust Parsing

LHIP Extended DCGs for Configurable Robust Parsing L H I P E x t e n d e d D C G s for C o n f i g n r a b l e R o b u s t Parsing* A f z a l B a ] l i m G r a h a m R u s s e l l I S S C O , U n i v[.]

7 Read more

Configurable Intelligent Secures   3FA Smart Lock

Configurable Intelligent Secures 3FA Smart Lock

The purpose of the proposed system is to develop a lock that runs on three factor authentication mechanism to provide its user a highly secure way to keep their stuffs safe. The model is designed as such the third factor of authentication is configurable and can be manipulated according to the need of access system. The configurable aspect of the lock gives wide fidelity to use it any scenario where a security is the priority. The logs of all the attempts should be recorded for future investigation.

6 Read more

Show all 2320 documents...