• No results found

[PDF] Top 20 CORDIC Based Efficient DCT Architecture for low power image computation

Has 10000 "CORDIC Based Efficient DCT Architecture for low power image computation" found on our website. Below are the top 20 most common "CORDIC Based Efficient DCT Architecture for low power image computation".

CORDIC Based Efficient DCT Architecture for low power image computation

CORDIC Based Efficient DCT Architecture for low power image computation

... implemented CORDIC to varying extents as part of their IEEE Floating Point ...implement CORDIC in them with software is nearly non- ...using CORDIC. CORDIC uses simple shift-add operations for ... See full document

10

A Parallel Reconfigurable Architecture for DCT of Lengths N=32/16/8

A Parallel Reconfigurable Architecture for DCT of Lengths N=32/16/8

... for image processing over the last decade and has been used in a variety of ...applications. Image and video data compression refers to a process in which the amount of data used to represent image ... See full document

10

Comments on ‘Area and power efficient DCT architecture for image compression’ by Dhandapani and Ramachandran

Comments on ‘Area and power efficient DCT architecture for image compression’ by Dhandapani and Ramachandran

... [3]. In addition, we also considered the transformation in [14] and transformation in [15]. Results are shown in Table 1. We emphasize in bold the unfavorable mea- surements associated to the transformations proposed by ... See full document

7

High Throughput CORDIC Architecture Based 3D DCT/IDCT Processor

High Throughput CORDIC Architecture Based 3D DCT/IDCT Processor

... the computation of the 3D DCT, hence either using 3- stages of 1D DCT computation or 2- stages of 2D-DCT and one stage of 1D-DCT to perform matrix and volume based ...2D ... See full document

7

Design of Reconfigurable Structure for Efficient and Scalable Orthogonal Approximation of DCT in FPGA Era

Design of Reconfigurable Structure for Efficient and Scalable Orthogonal Approximation of DCT in FPGA Era

... 8-point DCT for lowering the computational ...greater-size DCT because the computational complexity from the DCT develops ...uses DCT of bigger block dimensions to have greater compression ... See full document

8

The Design of Algorithms to Approximate Hardware and Software Level

The Design of Algorithms to Approximate Hardware and Software Level

... greater-size DCT because the computational complexity from the DCT develops ...uses DCT of bigger block dimensions to have greater compression ...the power and computation-time, and ... See full document

6

Implementation of a Generalized Algorithm for Approximated Dct

Implementation of a Generalized Algorithm for Approximated Dct

... 8-point DCT for lowering the computational ...greater-size DCT because the computational complexity from the DCT develops ...uses DCT of bigger block dimensions to have greater compression ... See full document

7

A VLSI Array Architecture for Realization of DFT, DHT, DCT and DST

A VLSI Array Architecture for Realization of DFT, DHT, DCT and DST

... This architecture may be a suitable candidate for low power/low voltage ...The architecture is based on modified CORDIC method which implies reduction of power ... See full document

19

VLSI Implementation and Area Efficient CORDIC based Integer DCT Architectures for HEVC

VLSI Implementation and Area Efficient CORDIC based Integer DCT Architectures for HEVC

... area efficient integer Discrete Cosine Transform (DCT) designs for High Efficiency Video Coding ...invoked CORDIC architecture to produce on fly trigonometric output instead of traditional ... See full document

6

Design and Implementation of CORDIC-based 8-point 1D DCT

Design and Implementation of CORDIC-based 8-point 1D DCT

... is CORDIC, an acronym for Coordinate Rotation Digital Computer, proposed by Jack E Volder ...[4]. CORDIC uses only Shift-and Add arithmetic with table Look-Up to implement different ...achievable. ... See full document

5

The Design of Algorithms To Approximate The Hardware And Software Level

The Design of Algorithms To Approximate The Hardware And Software Level

... 8-point DCT for lowering the computational ...greater-size DCT because the computational complexity from the DCT develops ...uses DCT of bigger block dimensions to have greater compression ... See full document

7

An Orthogonal Approximation of DCT and Reconfigurable Architecture for Image Compression

An Orthogonal Approximation of DCT and Reconfigurable Architecture for Image Compression

... in image and video compression ...of DCT are available for only small transform ...of DCT provides comparable or better image compression performance than the existing approximation ... See full document

9

Design for Approximation Reconfigurable Structure for Green and Scalable Orthogonal Approximation of DCT in Fpga Era

Design for Approximation Reconfigurable Structure for Green and Scalable Orthogonal Approximation of DCT in Fpga Era

... 8-point DCT for lowering the computational ...greater-size DCT because the computational complexity from the DCT develops ...uses DCT of bigger block dimensions to have greater compression ... See full document

6

An Implementation of Efficient Low Power VLSI Architecture for Image Compression System Using DCT and IDCT"

An Implementation of Efficient Low Power VLSI Architecture for Image Compression System Using DCT and IDCT"

... Image compression is the application of data compression on digital ...the image data in order to be able to store or transmit data in an efficient ...System. Image compression research aims ... See full document

7

AN EFFICIENT FPGA SIMULINK DESIGN BASED DCT TRANSFORM ARCHITECTURE FOR SIGNAL DENOISE APPLICATION

AN EFFICIENT FPGA SIMULINK DESIGN BASED DCT TRANSFORM ARCHITECTURE FOR SIGNAL DENOISE APPLICATION

... digital based hardware architecture and to reduce the hardware system power, speed and complexity ...or image. So the filter architecture optimized process, to reduce the filter ... See full document

7

Area and power efficient DCT architecture for image compression

Area and power efficient DCT architecture for image compression

... of DCT ap- proximations have been ...at low complexity of 8-point ...of DCT. Haweel [17] proposed a signed DCT (SDCT) by applying a signum function to the DCT matrix, which maintains ... See full document

9

AN EFFICIENT LOW POWER STAR TOPOLOGY BASED NOC ROUTER ARCHITECTURE DESIGN

AN EFFICIENT LOW POWER STAR TOPOLOGY BASED NOC ROUTER ARCHITECTURE DESIGN

... 2D DCT (Discrete Cosine Transform), MMUL (Matrix Multiplication), and four different versions of sorting ...new low-complexity and high performance congestion control mechanism in a buffer less NoC, ... See full document

7

View pdf

View pdf

... the efficient implementation of complex arithmetic ...the computation of trigonometric functions is sort of naturally involved with modern DSP ...in image and signal processing and it has a strong ... See full document

9

Review Paper on 8-bit Discrete Cosine Transform using Common Boolean Logic Adder

Review Paper on 8-bit Discrete Cosine Transform using Common Boolean Logic Adder

... consume low power at both the ends of the codec, as in mobile phone ...of architecture are more suited for the applications where the media is once encoded and might be decoded multiple ...the ... See full document

6

FPGA Implementation of the CORDIC Algorithm for Fingerprints Recognition Systems

FPGA Implementation of the CORDIC Algorithm for Fingerprints Recognition Systems

... of CORDIC rotations for any angle between 90° and 360° can be extrapolated for the result of a rotation corresponding to [0, ...basic CORDIC processor has been designed in VHDL ...implemented ... See full document

7

Show all 10000 documents...