[PDF] Top 20 An Enhanced Inter/Intra-Chip Optical Network for Chip Multiprocessors

An Enhanced Inter/Intra-Chip Optical Network for Chip Multiprocessors

... an optical bus to replace electrical ...an optical NoC, called λ-router, and used WDM ...hybrid optical NoC. [8] proposed a fattree-based optical NoC and integrated the control and data ... See full document

6

RAICON: ROUTING ARBITRATION FOR INTER/INTRA CHIP OPTICAL NETWORK

... a chip is decided based on its inter and intra chip communication efficiency rather than its individual components computation ...a chip. Network on Chip (NoC) becomes a ... See full document

8

Intra Chip and Inter Chip Wireless Communication Analysis for Millimeter Wave using Miniaturized On Chip Antenna

... [5]. On-chip antennas are mainly used as wireless interconnects for the purpose of inter-chip/intra-chip communications. Generally, interconnect is a physical or logical connection ... See full document

9

Optical Solutions for Manycore Inter/Intra-Chip Interconnects

... integrated optical devices might deliver various interconnect solutions enabling drastically increased ...system-level optical interconnect for inter- and intra-chip ...our ... See full document

10

Overview of the technology Network-on-Chip

... on chip or network on a chip (NoC or NOC) is a communication subsystem on an integrated circuit (commonly called a “chip” ),typically between intellectual property (IP) cores in a system on a ... See full document

5

Brillouin Dynamic Gratings – a practical form of Brillouin Enhanced Four Wave Mixing in waveguides – the first decade and beyond

... an optical circulator into the waveguide where a BDG was ...the optical frequency of the tunable laser source is modulated at a constant rate, the frequency difference between the light propagating in the ... See full document

17

Design of Network on Chip with an Arbiter

... A rapid progress in Very Large Scale Integration (VLSI) in the past recent years has resulted in the fabrication of millions of transistors on a single silicon chip. With the current CMOS technology it is ... See full document

7

A STUDY ON NETWORK ON CHIP [NOC]

... the chip, and in nanometer CMOS technology, interconnects dominate both performance and dynamic power dissipation, as signal propagation in wires across the chip requires multiple clock ...interconnection. ... See full document

13

The cancer-associated CTCFL/BORIS protein targets multiple classes of genomic repeats, with a distinct binding and functional preference for humanoid-specific SVA transposable elements

... For ChIP-chip, the immunoprecipitated DNA was amplified using the Phi29 strand-displacement procedure (GE Bioscience) following the concatemerization of precip- itated DNA fragments via ligation to ... See full document

20

ON-CHIP PERMUTATION NETWORK IN MULTIPROCESSOR SYSTEM ON-CHIP FOR ADDRESSING PERMANENT ERRORS

... This paper presents an on-chip network design which supports traffic permutation in MPSoC applications. A reconfiguration system utilizes spare wires for erroneous wires without interfering data ... See full document

7

AC Coupled Interconnect for Inter-chip Communications

... The scaling of integrated circuit (IC) technology demands high-speed, high-density and low-power input/output (I/O) for inter-chip communications. As an alternative scheme for conductive interconnects, AC ... See full document

160

Epigenomic profiling of archived FFPE tissues by enhanced PAT-ChIP (EPAT-ChIP) technology

... Once extracted using the different conditions described above, chromatin was checked for immunoselection by the anti-H3K4me3 antibody. This HPTM was chosen for different reasons: (i) first of all, it represents a good ... See full document

15

VHDL Implementation Of Reconfigurable Crossbar Switch For Binoc Router

... Abstract: Network-on-Chip (NoC) is the interconnection platform that answers the requirements of the modern on-Chip ...for Network On ... See full document

7

Implementation On FPGA Of Reliable Network On Chip

... Fast and accurate approaches for analyzing critical metrics such as performance, power consumption or system fault-tolerance are important to guide the design process. However, in order to be used within an optimization ... See full document

5

On-Chip Integrated Label-Free Optical Biosensing

... shorter optical wavelengths in turn impacted the decision to use the silicon nitride on silica material system to construct the ...label-free optical biosensing has been placed on the use of silicon on ... See full document

183

Reliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)

... An approach to achieve reliable NoCs is incorporated network level fault-tolerance by designing fault-tolerant routing algorithms. For this purpose, many fault-tolerant routing algorithms have been designed for ... See full document

8

Network on Chip for 3D Mesh Structure with Enhanced Security Algorithm in HDL Environment

... contention-related delays for bus accesses) when the level of SOC integration will exceed a dozen of cores. Moreover, the connection of new blocks to a shared bus increases its associated load capacitance, resulting in ... See full document

7

Reduction of Energy Consumption in Noc by Using Encoding Techniques

... [2] M. S. Rahaman and M. H. Chowdhury, “Crosstalk avoidance and error correction coding for coupled RLC interconnects,” in Proc. IEEE Int. Symp. Circuits Syst., May 2009, pp. 141–144. [3] W. Wolf, A. A. Jerraya, and G. ... See full document

6

Design and Implementation of an On chip Multistage Network Topology for System On Chip

... the inter-switch and switch-wrapper interconnections with this ...the network, forcing the probe header to backtrack to discover possible alternative ... See full document

6

Design and Analysis of On-Chip Router for Network on Chip

... and chip area. Proposed architecture of on-chip router in this paper give the results in which power consumption is reduced and silicon area is also ... See full document

5