Communications interfaces

The device I²C interface meets the requirements of the standard I²C communication protocol with the following restrictions: SDA and SCL are not “true” open-drain I/O pins.

When configured as open-drain, the PMOS connected between the I/O pin and V_DD is disabled, but is still present.

The I²C characteristics are described in Table 47. Refer also to Section 6.3.13: I/O port characteristics for more details on the input/output ction characteristics (SDA and SCL).

Table 47. I²C characteristics

Symbol Parameter

Standard mode I²C⁽¹⁾⁽²⁾

1. Guaranteed by design.

Fast mode I²C⁽¹⁾⁽²⁾

2. f_PCLK1must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to achieve fast mode I²C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I²C fast mode clock.

Unit

Min Max Min Max

t_w(SCLL) SCL clock low time 4.7 - 1.3

-t_w(SCLH) SCL clock high time 4.0 - 0.6 - µs

t_su(SDA) SDA setup time 250 - 100

-ns

t_h(SDA) SDA data hold time - 3450⁽³⁾ - 900⁽³⁾

3. The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.

t_r(SDA)

t_r(SCL) SDA and SCL rise time - 1000 - 300

t_f(SDA)

t_f(SCL) SDA and SCL fall time - 300 - 300

t_h(STA) Start condition hold time 4.0 - 0.6

-t_su(STA) Repeated Start condition µs

setup time 4.7 - 0.6

-t_su(STO) Stop condition setup time 4.0 - 0.6 - μs

t_w(STO:STA) Stop to Start condition time

(bus free) 4.7 - 1.3 - μs

C_b Capacitive load for each bus

line - 400 - 400 pF

t_SP

Pulse width of spikes that are suppressed by the analog filter

0 50⁽⁴⁾

4. The minimum width of the spikes filtered by the analog filter is above t_SP(max).

0 50⁽⁴⁾ ns

Figure 20. I²C bus AC waveforms and measurement circuit

1. R_S = series protection resistor.

2. R_P = external pull-up resistor.

3. V_{DD_I2C} is the I2C bus power supply.

4. Measurement points are done at CMOS levels: 0.3V_DD and 0.7V_DD.

Table 48. SCL frequency (f_PCLK1= 32 MHz, V_DD = V_{DD_I2C} = 3.3 V)⁽¹⁾⁽²⁾

1. R_P = External pull-up resistance, f_SCL = I²C speed.

2. For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external components used to design the application.

f_SCL (kHz) I2C_CCR value

R_P = 4.7 kΩ

400 0x801B

300 0x8024

200 0x8035

100 0x00A0

50 0x0140

20 0x0320

ĂŝϭϳϴϱϱĐ

^dZd

^

Z^

ZW

/^ϮďƵƐ

ZW

Z^

sͺ/Ϯ

sͺ/Ϯ

^dDϯϮ>ϭdždž

^

^>

ƚĨ;^Ϳ ƚƌ;^Ϳ

^>

ƚŚ;^dͿ

ƚǁ;^<,Ϳ

ƚǁ;^<>Ϳ

ƚƐƵ;^Ϳ

ƚƌ;^<Ϳ ƚĨ;^<Ϳ

ƚŚ;^Ϳ

^dZdZWd

^dZd ƚƐƵ;^dͿ

ƚƐƵ;^dKͿ

^dKW ƚƐƵ;^d͗^dKͿ

SPI characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the conditions summarized in Table 13.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 49. SPI characteristics⁽¹⁾

Symbol Parameter Conditions Min Max⁽²⁾ Unit

f_SCK

1/t_c(SCK) SPI clock frequency

Master mode - 16

Slave mode - 16 MHz

Slave transmitter - 12⁽³⁾

t_r(SCK)⁽²⁾

t_f(SCK)⁽²⁾ SPI clock rise and fall time Capacitive load: C = 30 pF - 6 ns

DuCy(SCK) SPI slave input clock duty cycle Slave mode 30 70 %

t_su(NSS) NSS setup time Slave mode 4t_HCLK

-ns

t_h(NSS) NSS hold time Slave mode 2t_HCLK

-t_w(SCKH)⁽²⁾

t_w(SCKL)⁽²⁾ SCK high and low time Master mode t_SCK/2−5 tSCK/2+3 t_su(MI)⁽²⁾

Data input setup time Master mode 5

-t_su(SI)⁽²⁾ Slave mode 6

-t_h(MI)⁽²⁾

Data input hold time Master mode 5

-t_h(SI)⁽²⁾ Slave mode 5

-t_a(SO)⁽⁴⁾ Data output access time Slave mode 0 3t_HCLK

t_v(SO) ⁽²⁾ Data output valid time Slave mode - 33

t_v(MO)⁽²⁾ Data output valid time Master mode - 6.5

t_h(SO)⁽²⁾

Data output hold time Slave mode 17

-t_h(MO)⁽²⁾ Master mode 0.5

-1. The characteristics above are given for voltage range -1.

2. Guaranteed by characterization results.

3. The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK)) ranging between 40 to 60%.

4. Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.

Figure 21. SPI timing diagram - slave mode and CPHA = 0

Figure 22. SPI timing diagram - slave mode and CPHA = 1⁽¹⁾

1. Measurement points are done at CMOS levels: 0.3V_DD and 0.7V_DD.

DLE

166LQSXW

W68166 WF6&. WK166

6&.LQSXW

&3+$ 

&32/ 

&3+$ 

&32/ 

WZ6&.+

WZ6&./

WD62 WY62 WK62 WU6&.

WI6&. WGLV62

0,62 287387

026, ,1387

WVX6, WK6,

06%287

06%,1

%,7287 /6%287

/6%,1

%,7,1

Figure 23. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: 0.3V_DD and 0.7V_DD.

DLF

6&.2XWSXW

&3+$ 

026, 287387

0,62 ,13 87

&3+$ 

/6%287 /6%,1

&32/ 

&32/ 

% , 7287 166LQSXW

WF6&.

WZ6&.+

WZ6&./ WU6&.

WI6&.

WK0, +LJK

6&.2XWSXW

&3+$ 

&3+$ 

&32/ 

&32/ 

WVX0,

WY02 WK02

06%,1 %,7,1

06%287

USB characteristics

The USB interface is USB-IF certified (full speed).

Figure 24. USB timings: definition of data signal rise and fall time Table 50. USB startup time

Symbol Parameter Max Unit

t_STARTUP⁽¹⁾

1. Guaranteed by design.

USB transceiver startup time 1 µs

Table 51. USB DC electrical characteristics

Symbol Parameter Conditions Min.⁽¹⁾

1. All the voltages are measured from the local ground potential.

Max.⁽¹⁾ Unit Input levels

V_DD USB operating voltage - 3.0 3.6 V

V_DI⁽²⁾

2. Guaranteed by characterization results.

Differential input sensitivity I(USB_DP, USB_DM) 0.2

-V V_CM⁽²⁾ Differential common mode range Includes V_DI range 0.8 2.5

V_SE⁽²⁾ Single ended receiver threshold - 1.3 2.0

Output levels V_OL⁽³⁾

3. Guaranteed by test in production.

Static output level low R_L of 1.5kΩ to 3.6 V⁽⁴⁾

4. R_L is the load connected on the USB drivers.

- 0.3

V_OH⁽³⁾ Static output level high R_L of 15kΩ to VSS(4) 2.8 3.6 V

Table 52. USB: full speed electrical characteristics Driver characteristics⁽¹⁾

Symbol Parameter Conditions Min Max Unit

t_r Rise time⁽²⁾ C_L = 50 pF 4 20 ns

t_f Fall Time⁽²⁾ C_L = 50 pF 4 20 ns

t_rfm Rise/ fall time matching t_r/t_f 90 110 %

V Output signal crossover voltage 1.3 2.0 V

DLE

&URVVRYHU SRLQWV 'LIIHUHQWLDO

GDWDOLQHV 9&56

966

WI WU

I2S characteristics

Note: Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs), f_MCK, f_CK and D_CK values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.

1. Guaranteed by design.

2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

Table 53. I2S characteristics

Symbol Parameter Conditions Min Max Unit

f_MCK I2S Main Clock Output 256 x 8K 256xFs ⁽¹⁾

1. The maximum for 256xFs is 8 MHz

MHz

f_CK I2S clock frequency Master data: 32 bits - 64xFs Slave data: 32 bits - 64xFs MHz

D_CK I2S clock frequency duty cycle Slave receiver, 48KHz 30 70 % t_r(CK) I2S clock rise time

Capacitive load CL=30pF - 8

ns

t_f(CK) I2S clock fall time 8

t_v(WS) WS valid time Master mode 4 24

t_h(WS) WS hold time Master mode 0

-t_su(WS) WS setup time Slave mode 15

-t_h(WS) WS hold time Slave mode 0

-t_{su(SD_MR)} Data input setup time Master receiver 8

-t_{su(SD_SR)} Data input setup time Slave receiver 9

-t_{h(SD_MR)}

Data input hold time Master receiver 5

-t_{h(SD_SR)} Slave receiver 4

-t_{v(SD_ST)} Data output valid time Slave transmitter

(after enable edge) - 64

t_{h(SD_ST)} Data output hold time Slave transmitter

(after enable edge) 22

-t_{v(SD_MT)} Data output valid time Master transmitter

(after enable edge) - 12

t_{h(SD_MT)} Data output hold time Master transmitter

(after enable edge) 8

-Figure 25. I²S slave timing diagram (Philips protocol)⁽¹⁾

1. Measurement points are done at CMOS levels: 0.3 × V_DD and 0.7 × V_DD.

2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Figure 26. I²S master timing diagram (Philips protocol)⁽¹⁾

1. Guaranteed by characterization results.

2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

6.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in Table 55 are guaranteed by design.

Table 54. ADC clock frequency

Symbol Parameter Conditions Min Max Unit

f_ADC ADC clock frequency

Voltage range 1 & 2

2.4 V ≤ VDDA≤ 3.6 V

V_{REF+ =} V_DDA

0.480

16

MHz V_REF+ < VDDA

V_REF+ > 2.4 V 8

V_REF+ < VDDA

V_REF+ ≤ 2.4 V 4

1.8 V ≤ VDDA≤ 2.4 V V_{REF+ =} V_DDA 8

V_REF+ < VDDA 4

Voltage range 3 4

Table 55. ADC characteristics

Symbol Parameter Conditions Min Typ Max Unit

V_DDA Power supply - 1.8 - 3.6

V

V_REF+ Positive reference voltage - 1.8⁽¹⁾ - V_DDA

V_REF- Negative reference voltage - - V_SSA

-I_VDDA Current on the V_DDA input pin - - 1000 1450

µA I_VREF⁽²⁾ Current on the V_REF input pin Peak

-400 700

Average - 450

V_AIN Conversion voltage range⁽³⁾ - 0⁽⁴⁾ - V_REF+ V

f_S

12-bit sampling rate Direct channels - - 1

Multiplexed channels - - 0.76 Msps

10-bit sampling rate Direct channels - - 1.07

Multiplexed channels - - 0.8 Msps

8-bit sampling rate Direct channels - - 1.23

Multiplexed channels - - 0.89 Msps

6-bit sampling rate Direct channels - - 1.45

Multiplexed channels - - 1 Msps

t_S⁽⁵⁾ Sampling time

t_CONV Total conversion time (including sampling time)

f_ADC = 16 MHz 1 - 24.75 µs

- 4 to 384 (sampling phase) +12 (successive approximation) 1/f_ADC

C_ADC Internal sample and hold capacitor

Direct channels

-16

-Multiplexed channels - - pF

f_TRIG External trigger frequency Regular sequencer

12-bit conversions - - Tconv+1 1/f_ADC 6/8/10-bit conversions - - Tconv 1/f_ADC

f_TRIG External trigger frequency Injected sequencer

12-bit conversions - - Tconv+2 1/f_ADC 6/8/10-bit conversions - - Tconv+1 1/f_ADC

R_AIN⁽⁶⁾ Signal source impedance - - 50 kΩ

t_lat Injection trigger conversion latency

f_ADC = 16 MHz 219 - 281 ns

- 3.5 - 4.5 1/f_ADC

t_latr Regular trigger conversion latency

f_ADC = 16 MHz 156 - 219 ns

- 2.5 - 3.5 1/f_ADC

t_STAB Power-up time - - - 3.5 µs

1. The Vref+ input can be grounded if neither the ADC nor the DAC are used (this allows to shut down an external voltage reference).

2. The current consumption through VREF is composed of two parameters:

- one constant (max 300 µA)

- one variable (max 400 µA), only during sampling time + 2 first conversion pulses

So, peak consumption is 300+400 = 700 µA and average consumption is 300 + [(4 sampling + 2) /16] x 400 = 450 µA at 1Msps

3. V_REF+ can be internally connected to V_DDA and V_REF- can be internally connected to V_SSA, depending on the package.

Refer to Section 4: Pin descriptions for further details.

4. V_SSA or V_REF- must be tied to ground.

5. Minimum sampling time is reached for an external input impedance limited to a value as defined in Table 57: Maximum source impedance RAIN max.

6. External impedance has another high value limitation when using short sampling time as defined in Table 57: Maximum source impedance RAIN max.

Table 55. ADC characteristics (continued)

Symbol Parameter Conditions Min Typ Max Unit

Table 56. ADC accuracy⁽¹⁾⁽²⁾

Symbol Parameter Test conditions Min⁽³⁾ Typ Max⁽³⁾ Unit

ET Total unadjusted error

2.4 V ≤ V_DDA≤ 3.6 V

ED Differential linearity error - 1 2

EL Integral linearity error - 2.2 3

ENOB Effective number of bits

2.4 V ≤ V_DDA≤ 3.6 V

SINAD Signal-to-noise and

distortion ratio 57.5 62

-SNR Signal-to-noise ratio 57.5 62 - dB

THD Total harmonic distortion - -70 -65

ENOB Effective number of bits

1.8 V ≤ V_DDA≤ 2.4 V

SINAD Signal-to-noise and

distortion ratio 57.5 62

-SNR Signal-to-noise ratio 57.5 62 - dB

THD Total harmonic distortion - -70 -65

ET Total unadjusted error

2.4 V ≤ V_DDA≤ 3.6 V

ED Differential linearity error - 1 2

EL Integral linearity error - 2.5 3

ET Total unadjusted error

1.8 V ≤ V_DDA≤ 2.4 V

ED Differential linearity error - 1 2

EL Integral linearity error - 2.2 3

1. ADC DC accuracy values are measured after internal calibration.

2. ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for I_INJ(PIN) and ΣIINJ(PIN) in Section 6.3.12 does not affect the ADC accuracy.

3. Guaranteed by characterization results.

Figure 27. ADC accuracy characteristics

Figure 28. Typical connection diagram using the ADC

1. Refer to Table 57: Maximum source impedance RAIN max for the value of R_AIN and Table 55: ADC characteristics for the value of C_ADC.

2. C_parasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7pF). A high C_parasitic value will downgrade conversion accuracy. To remedy this, f_ADC should be reduced.

([DPSOHRIDQDFWX DOWUDQVIHUFXUYH (7 7RWDOXQDGMXVWHG(UURUPD[LPXPGHYLDWLRQ EHWZHHQWKHDFWXDODQGWKHLGHDOWUDQVIHUFXUYHV

(2 2IIVHW(UURUGHYLDWLRQEHWZHHQWKHILUVWDFWXDO WUDQVLWLRQDQGWKHODVWDFWXDORQH

(* *DLQ(UURUGHYLDWLRQEHWZHHQWKHODVWLGHDO WUDQVLWLRQDQGWKHODVWDFWXDORQH

(' 'LIIHUHQWLDO/LQHDULW\(UURUPD[LPXPGHYLDWLRQ EHWZHHQDFWXDOVWHSVDQGWKHLGHDORQH

(/ ,QWHJUDO/LQHDULW\(UURUPD[LPXPGHYLDWLRQ EHWZHHQDQ\DFWXDOWUDQVLWLRQDQGWKHHQGSRLQW

Figure 29. Maximum dynamic current consumption on V_REF+ supply pin during ADC conversion

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 11. The applicable procedure depends on whether V_REF+ is connected to V_DDA or not. The 100 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.

ADC clock

Sampling (n cycles) Conversion (12 cycles)

I_ref+

300µA 700µA

MS36686V1

Table 57. Maximum source impedance R_AIN max⁽¹⁾

Ts (µs)

R_AIN max (kΩ)

Ts (cycles) f_ADC=16 MHz⁽²⁾ Multiplexed channels Direct channels

2.4 V < V_DDA < 3.6 V 1.8 V < V_DDA < 2.4 V 2.4 V < V_DDA < 3.6 V 1.8 V < V_DDA < 2.4 V

0.25 Not allowed Not allowed 0.7 Not allowed 4

0.5625 0.8 Not allowed 2.0 1.0 9

1 2.0 0.8 4.0 3.0 16

1.5 3.0 1.8 6.0 4.5 24

3 6.8 4.0 15.0 10.0 48

6 15.0 10.0 30.0 20.0 96

12 32.0 25.0 50.0 40.0 192

24 50.0 50.0 50.0 50.0 384

1. Guaranteed by design.

2. Number of samples calculated for f_ADC = 16 MHz. For f_ADC = 8 and 4 MHz the number of sampling cycles can be reduced with respect to the minimum sampling time Ts (µs),

In document STM32L151xE STM32L152xE (Page 95-108)