SM0/FE SCON.7 - Serial Port Mode bit 0 or Framing Error Flag. The SMOD0 bit (PCON.6) determines the function of this bit. There are actually two separate flags, one for FE and the other as SM0. If the SMOD0 bit is set, then the bit will show FE, else it will show SM0.
SM1 SCON.6 - Serial Port Mode bit 1.
SM2 SCON.5 - Serial Port Mode bit 2. Setting this bit to 1 enables the multi-processor communication in Mode 2 and 3. If the 9th bit is 0, then RI will not be set. In Mode 1, setting the SM2 bit to 1 causes the RI bit not to be set if a valid stop bit is not received. In the CS6208, SM2 has a new function in Mode0. When set to logic 0, the serial port runs at 1/12 clock speed in mode 0.
When set to 1, the serial port runs at ? clock speed in mode 0. This results in faster synchronous communication.
REN SCON.4 - Receive Enable. The receive shift register will be enabled only if this bit is 1.
TB8 SCON.3 - Set/Cleared to define the state of the 9th transmission data bit in mode 2 and 3.
RB8 SCON.2 - Indicates the state of the incoming 9th bit in modes 2 and 3. In mode1, when SM2=0, RB8 is the state of the stop bit. RB8 is not used in mode0.
TI SCON.1 - Transmit Interrupt Flag. This flag is set by hardware to indicate that a frame has been transmitted. In mode 0, Ti is set at the end of the 8th data bit. In all other modes, this bit is set at the end of the last data bit and not the end of the frame. This bit must be manually cleared by software.
RI SCON.0 - Receive Interrupt. This flag indicates that a serial word has been received. In mode 0, RI is set at the end of the 8th bit. In mode 1, it is set after the last sample of the incoming stop bit, subject to the state of SM2. In modes 2 and 3, it is set after the last sample of RB8. This bit must be manually cleared by software.
POWER CONTROL SFR
SMOD PCON.7 - This bit doubles the serial baud rate in modes 1, 2 and 3 when it is 1.
SMOD0 PCON.6 - Frame Error Detection Enable. When this bit is set to 1, then the SM0/FE bit (SCON.7) will show the FE bit. When SMOD0 is 0, then SM0/FE will show the SM0 function for the serial port.
Serial Port Description Mode 0
Mode 0 is used to transmit data synchronously, in a half duplex format. The functional block diagram is shown below. Data enters and leaves the Serial port on the RxD line. The Txd line is used to output the shift clock. The shift clock is used to shift data into and out of the CS6208 and the device at the other end of the line.
In this mode 8 bits are transmitted per frame. The LSB is transmitted/ received first. The baud rate is selectable either 1/12 clock or 1/4 clock speed, depending on the SM2 bit. Any instruction that causes a write to SBUF will start the transmission. The shift clock will get activated and data will be shifted out on RxD pin till all 8 bits are transmitted. If SM2 = 1, then the data on RxD will appear 1 clock period before the falling edge of shift clock on TxD. The clock on TxD then remains low for 2 clock periods and then goes high again. If SM2 = 0, the data on RxD will appear 3 clock periods before the falling edge of shift clock on TxD. The clock on TxD then remains low for 6 clock periods and then goes high again. This ensures that at the receiving end the data on RxD line can be clocked in either on the rising edge of the shift clock on TxD or latched when the TxD clock is low. The TI flag is set high in C1 following the end of transmission of the last bit.
The Serial port will receive data when REN is 1 and RI is zero. The shift clock (TxD) will be activated and the serial port will latch data on the rising edge of shift clock. The external device should therefore present data on the falling edge on the shift clock. This process continues till all the 8 bits have been received. The RI flag is set in C1 following the last rising edge of the shift clock on TxD. This will stop reception, till the RI is cleared by software.
Figure-23 Serial Port Mode 0
Mode 1
In this mode 10 bits are transmitted (on TxD) or received (on RxD). The frame consists of a start bit (0), 8 data SOUT
bits (LSB first), and a stop bit (1). On reception, the stop bit is placed into RB8. In the CS6208, the baud rate is determined by the Timer 1 overflow rate, and so it can be controlled by the user. The figure below gives the simplified functional block for Mode 1.
Transmission begins with a write to SBUF. The serial data is brought out on to TxD pin at C1 following the first roll-over of divide by 16 counter. The next bit is placed on TxD pin at C1 following the next rollover of the divide by 16 counter. Thus the transmission is synchronized to the divide by 16 counter and not directly to the write to SBUF signal. After all 8 bits of data are transmitted, the stop bit is transmitted. The TI flag is set in the C1 state after the stop bit has been put out on TxD pin. This will be at the 10th rollover of the divide by 16 counter after a write to SBUF.
Reception is enabled only if REN is high. The serial port actually starts the receiving of serial data, with the detection of a falling edge on the RxD pin. The 1-to-0 detector continuously monitors the RxD line sampling it at the rate of 16 times the selected baud rate. When a falling edge is detected, the divide by 16 counter is immediately reset. This helps to align the bit boundaries with the rollovers of the divide by 16 counter.
The 16 states of the counter effectively divide the bit time into 16 slices. The bit detection is done on a best of three basis. The bit detector samples the RxD pin, at the 8th, 9th and 10th counter states. By using a majority 2 of 3 voting system, the bit value is selected. This is done to improve the noise rejection feature of the serial port.
If the first bit detected after the falling edge of RxD pin, is not 0, then it indicates an invalid start bit, and the reception is immediately aborted. the serial port again looks for a falling edge in the RxD line. If a valid start bit is detected, then the rest of the bits are also detected and shifted into the SBUF.
After shifting in 8 data bits, there is one more shift to do, after which the SBUF and RB8 are loaded and RI is set.
However certain conditions must be met before, The loading and setting of RI can be done.
1. RI must be 0 and
2. Either SM2 = 0, or the received stop bit = 1.
If these conditions are met, then the stop bit goes to RB8, the 8 data bits go into SBUF and RI is set. Else the received frame may be lost. After the middle of the stop bit, the receiver goes back to looking for a 1-to-0
transition on the RxD pin.
Figure-24 Serial Port Mode 1 Mode 2
This mode uses a total of 11 bits in asynchronous full-duplex communication. The functional description is shown in the figure below. The frame consists of one start bit (0), 8 data bits (LSB first), a programmable 9th bit (TB8) and a stop bit (0). The 9th bit received is put into RB8. The baud rate can be varied as 1/32 of 1/64 of the clock.
Transmission begins with a write to SBUF. The serial data is brought out on to TxD pin at C1 following the first roll-over of divide by 16 counter. The next bit is placed on TxD pin at C1 following the next rollover of the divide by 16 counter. Thus the transmission is synchronized to the divide by 16 counter and not directly to the write to SBUF signal. After all 8 bits of data are transmitted, the stop bit is transmitted. The TI flag is set in the C1 state after the stop bit has been put out on TxD pin. This will be at the 11th rollover of the divide by 16 counter after a write to SBUF.
Reception is enabled only if REN is high. The serial port actually starts the receiving of serial data, with the detection of a falling edge on the RxD pin. The 1-to-0 detector continuously monitors the RxD line sampling it at the rate of 16 times the selected baud rate. When a falling edge is detected, the divide by 16 counter is immediately reset. This helps to align the bit boundaries with the rollovers of the divide by 16 counter.
The 16 states of the counter effectively divide the bit time into 16 slices. The bit detection is done on a best of three basis. The bit detector samples the RxD pin, at the 8th, 9th and 10th counter states. By using a majority 2 of 3 voting system, the bit value is selected. This is done to improve the noise rejection feature of the serial port.
If the first bit detected after the falling edge of RxD pin, is not 0, then it indicates an invalid start bit, and the reception is immediately aborted. The serial port again looks for a falling edge in the RxD line. If a valid start bit is
STOP SOUT