• No results found

AME. K8 Timing Controller. General Description. Features. Application. Pin Configuration

N/A
N/A
Protected

Academic year: 2022

Share "AME. K8 Timing Controller. General Description. Features. Application. Pin Configuration"

Copied!
10
0
0

Loading.... (view fulltext now)

Full text

(1)

n General Description n Features

n Pin Configuration

l Provides a Complete Power Sequence Controller

l Supports DDR ACPI-STR Functions l Under-Voltage Fault Monitor l Package: SOP-16

l Green Package

l All AME's Lead Free Products Meet RoHS Standards

The ATPA02G is a power sequence controller for AMD K8 processor. This part can mainly control the power supply relationships during power up, power down, entry and exit of any power management state in order to avoid damage to the device and ensure proper operation of the device.

n Application

l Motherboard l Desktop system

SB_PSON #

2 3 4 5 6 7

8 9

10 11 12 13 14 15 16 VDD _GD

VLDT _SEN VDDA _SEN VDIMM _SEN

ACPI_S3 ATX _PWRGD GND

5VSB VLDT _EN VDDA _EN VDD _EN

VDIMM _EN CPU_PWRGD RST_BTN # ATX _PSON#

1

(2)

Detector Detector Detector

Delay Logic

Delay

Logic Logic

VDD _ GD

VLDT _ SEN

VDDA _ SEN

VDIMM _WEN

ATX_ PWRGD

ACPI _S3

SB _ PSON #

PWR _ Sequence

PWRGD

ATX_ PSON#

n Function Block Diagram

(3)

VDIMM_SEN VDDA_SEN

VLDT_SEN

+ 2.5V

K8

CPU_PWRGD

South Bridge

SB_PWRGD

SB_PSON#

ACPI_S3

5VSB

VDD_GD

VLDT_SEN

VDDA_SEN

VDIMM_SEN

CPU_PWRGD

SB_PSON#

ACPI_S3

5VSB

10u

5VSBGND

ATPA02

Enhanced K8 Power Sequence Controller VDD_EN

VDIMM_EN

VDDA_EN

ATX_PSON#

ATX_PWRGD

RST_BTN#

5VSB

ATX Power

PSON#

PWRGD

1u VCC5

VDD

VDIMM_SEN

VDDA_SEN

VLDT_SEN Power_VDD Block

VDD

VDD_GD

EN GND

Power_VDIMM_SEN Block

VDIMM_SEN

EN GND

EN GND

EN GND VDDA_SEN

VLDT_SEN Power_VDDA_SEN Block

Power_VLDT Block

VLDT_EN

5VSB

n Application Circuit

(4)

n Pin Description

Pin No. Pin Name I/O Type Function

1 VDD_GD INt

Active-High of this signal indicates VDD voltage is valid.

This signal is usually connected to the power-good output of the PWM for CPU core voltage

2 VLDT_SEN INa This pin is used to detect the ClawHammer VLDT (1.2V) power or power-good signal.

3 VDDA_SEN INa

This pin is used to detect the ClawHammer VDDA (2.5V) power or power-good signal.

4 VDIMM_SEN INa This pin is used to detect the VDIMM (2.5V/1.8V) power or power-good signal.

5 SB_PSON# INt

Active low. This signal is connected to the PSON# signal from the SB or Super I/O to control the on/off of ATX power supply.

6 ACPI_S3 INt

Active high. This signal indicates that the system is in S3 state.

7 ATX_PWRGD INt Active-High of this signal indicates all of the voltage from the ATX power supply is valid.

8 GND Ground

9 ATX_PSON# OD70

Active low. This pin is used to control the on/off of ATX power supply. Active-Low of this signal will turn on the ATX power supply. This pin is open-drain output and should be pulled-up via a resistor to 5VSB externally.

10 RST_BTN# IN Active low. This function is panel reset botton input with

I/O Type Function

INt TTL level input

INa Analog input

OD70 Open-drain with 70mA sink current

(5)

n Pin Description (Contd.)

n Ordering Information

Note: yy:year (last two digits) ww:week

xxxxxxx:wafer lot number

##:wafer number (It is a representative if a string of wafer are used.)

Pin No. Pin Name I/O Type Function

12 VDIMM_EN OD70 Active high. This pin is used to enable the function of the PWM for VDIMM voltage generation.

13 VDD_EN OD70

Active high. This pin is used to enable the function of the PWM for VDD voltage generation.

14 VDDA_EN OD70 Active high. This pin is used to enable the function of the VDDA power for ClawHammer.

15 VLDT_EN OD70

Active high. This pin is used to enable the function of the VLDT power for ClawHammer.

16 5VSB Power

Part Number Marking Package

Operating Ambient

Temperature Range

ATPA02G ATPA02G yyww AB

xxxxxxx ## SOP-16 - 30oC to +85oC

(6)

n Time Sequence

t0 t1 t2 t3 t4 t5 t11 t6 t7 t8 t9 t0 t1 t3 t4 t5 t11t6 t7 t8 t9 t10 ACPI_S3

SB_PSON#

ATX_PSON#

ATX_PWRGD VDIMM_EN

VDDA_EN VDD_EN VDD_GD VLDT_EN CPU_PWRGD

Power on Enter S3 Exit S3 Power off

n AC Timing Parameter

Min Typical Max

t0 SB_PSON# falling to ATX_PSON# falling 1µs 3µs 6µs

t1 ATX_PWRGD rising to VDIMM_EN rising 40µs 60µs 80µs

t2 VDIMM_SEN rising to VDDA_EN rising 150ms 190ms 230ms

t3 VDDA_SEN rising to VDD_EN rising 3ms 4ms 5ms

t4 VDD_GD rising to VLDT_EN rising 3ms 4ms 5ms

t5 VLDT_SEN rising to CPU_PWRGD rising 3ms 4ms 5ms

t6 CPU_PWRGD falling to VLDT_EN falling 3ms 4ms 5ms

t7 VLDT_SEN falling (0.85V) to VDD_EN falling 7ms 10ms 13ms

Item Description Timing

(7)

n Absolute Maximum Ratings

Note: Exceeding the absolute maximum rating may damage the device.

n Recommended Operation Conditions

n Electrical Specifications

Parameter Symbol Conditions Min Typ Max Unit

VCC=5.25V 1.85 V

VCC=5V 1.75 V

VCC=4.75V 1.65 V

VCC=5.25V 2.3 V

VCC=5V 2.2 V

VCC=4.75V 2.1 V

Hysteresis for VDDA_SEN and

VDIMM_SEN VHYST 100 mV

VCC=5.25V 0.88 V

VCC=5V 0.85 V

VCC=4.75V 0.83 V

Hysteresis for VLDT_SEN VHYST,LDT 100 mV

Logic High Level VIH 2 V

VTRIG,LDT

Trigger point for VLDT_SEN

VTRIG

Trigger point for VDIMM_SEN

VTRIG, VDDA

Trigger point for VDDA_SEN

VCC=5V,TA=25oC, unless otherwise specified.

Parameter Symbol Rating Unit

Power Supply Vcc -0.5V to +7V V

Input Voltage Vcc -0.5V to Vcc+0.5V V

Output Voltage Vcc -0.5V to Vcc+0.5V V

Parameter Symbol Rating Unit

Ambient Temperature Range TA - 30 to +85 oC

Storage Temperature Range TSTG - 55 to +125 oC

(8)

n Tape and Reel Dimension

SOP-16

Package Carrier Width (W) Pitch (P) Part Per Full Reel Reel Size

SOP-16 12.0±0.1 mm 4.0±0.1 mm 2500pcs 330±1 mm

Carrier Tape, Number of Components Per Reel and Reel Size

(9)

n Package Dimension

SOP-16

MIN MAX MIN MAX

A 1.35 1.75 0.053 0.069

A1 0.10 0.25 0.004 0.010

b C e

E 3.81 4.00 0.150 0.157

D 9.80 10.00 0.386 0.394

h

H 5.80 6.20 0.228 0.244

L 0.41 1.27 0.016 0.050

θ 0o 8o 0o 8o

0.38TYP 0.015TYP

0.40TYP 0.016TYP

0.20TYP 0.008TYP

1.27TYP 0.050TYP

SYMBOLS MILLIMETERS INCHES

D

A1 A

SEATING PLANE 0.004 max

Front View

b e

E H

1

8 9 16

Top View

h C

Side View

A"

L

DETAL : A"

θ

(10)

These products of AME, Inc. are not authorized for use as critical components in life-support devices or systems, without the express written approval of the president

of AME, Inc.

AME, Inc. reserves the right to make changes in the circuitry and specifications of its devices and advises its customers to obtain the latest version of relevant information.

AME, Inc. , November 2007

Document: ATT-DSATPA02-A.03

References

Related documents

It is used for LED application 40 DSP1_PWR O External power switch enable pin for Downstream port1 41 DSP2_PWR O External power switch enable pin for Downstream port2 42

The IC internally includes a Wheatstone bridge with magnetic film, a current regulator for operating with supply voltage from 1.65V to 5.0V, a sleep/awake logic for low

OUTR, OUTG, OUTB these 3 PWM will output different duty signal according to received data, the cycle of signal is 4ms.If input signal is RESET, the chip will be ready to receive

The Minimate Plus uses a trigger level, chosen by you, to automatically start recording when an event’s activity exceeds this preset level. For our purposes, we will set an

Table 2-10: Pin definition for LCM power and signal interface (for camera signals) Table 2-11: Pin definition for audio interface configuration.. Table 2-12: Pin definition for

PG-TO220FP Drain Pin 2 Gate Pin 1 Source Pin 3 MOSFET 500VCoolMOSªCEPowerTransistor

When a low speed compliant device is attached to the PI5USB2544 charging port, D- line will be pulled high in its idle state (mouse/keyboard not activated).. However when a FS

Short Between Pin 2 or Pin 3 and Pin 1 with Non-Shorted Conductor Open If Pin 2 or Pin 3 is shorted to Pin 1 on either the input or the output, and the other conductor does not