Area efficient design of FM0/Manchester Encoding for DSRC Applications

ISSN: 2395-1303 http://www.ijetjournal.org Page 357

Area efficient design of FM0/Manchester Encoding for DSRC Applications

1 Suresh Kumar Meenige, ² Anivireddy Posiyya

1

Asst Prof, Dept. of ECE, Kakinada Institute of Engineering & Technology, Korangi

2

M-Tech, Dept. of ECE, Kakinada Institute of Engineering & Technology, Korangi

1. INTRODUCTION

Manchester coding procedure is an advanced coding method in which every one of the bits of the double information are masterminded in a specific arrangement.

Here a bit '1' is spoken to by transmitting a high voltage for half span of the info flag and for the following halftime time frame an upset flag will be send. When transmitting '0' in Manchester design, for the principal half cycle a low voltage will send, and for the following half cycle a high voltage is send. The upside of Manchester coding is

that, when sending an information having ceaseless high flags or persistent low flag (e.g.: 11110000), it is hard to ascertain the quantity of 1 S and Os in the information.

Since there is no progress from low to high or high too low for a specific day and age (Here it is 4 x T, T is the time length for a solitary heartbeat). The identification is conceivable just by computing the time span of the flag. However, when we code this flag in Manchester arrange there will dependably be a change from high to low or low too

RESEARCH ARTICLE OPEN ACCESS

Abstract:

The devoted short-extend correspondence (DSRC) is a rising method to drive the astute transportation framework into our day by day life. The DSRC gauges for the most part receive FM0 and Manchester codes to achieve dc-adjust, upgrading the flag unwavering quality. By and by, the coding-decent variety between the FM0 and Manchester codes truly restrains the possibility to plan a completely reused VLSI engineering for both. In this paper, the likeness situated rationale improvement (SOLS) procedure is proposed to conquer this restriction. The SOLS procedure enhances the equipment use rate from 57.14% to 100% for both FM0 and Manchester encodings. The execution of this paper is assessed on the post design reproduction in Taiwan Semiconductor Manufacturing Company (TSMC) 0.18-µm 1P6M CMOS innovation. The greatest task recurrence is 2 GHz and 900 MHz for Manchester and FM encodings, individually. The power utilization is 1.58 mW at 2 GHz for Manchester encoding and 1.14 mW at 900 MHz for FM0 encoding. The center circuit territory is 65.98 × 30.43 µm2. The encoding capacity of this paper can completely bolster the DSRC gauges of America, Europe, and Japan. This paper builds up a completely reused VLSI design, as well as displays a productive execution contrasted and the current works.

Keywords — DSRC, VLSI ,FM0, Manchester.

ISSN: 2395-1303 http://www.ijetjournal.org Page 358 high for each piece. Along these lines for a

collector it is less demanding to recognize the information in Manchester organize and furthermore the likelihood for event of a blunder is low in Manchester arrangement and it is an all-around acknowledged advanced encoding procedure

The devoted short-go correspondence (DSRC) is a convention for maybe a couple way medium range correspondence particularly for clever transportation frameworks. The DSRC can be quickly arranged into two classifications: vehicle to- car and car to-roadside. In car to-car, the DSRC empowers the message sending and broadcasting among autos for wellbeing issues and open data declaration [2], [3].

The wellbeing issues incorporate blind side, convergence cautioning, entomb autos separation, and impact alert. The vehicle to- roadside centers around the clever transportation benefit, for example, electronic toll accumulation (ETC) framework. With ETC, the toll gathering is electrically expert with the contactless IC- card stage. In addition, the ETC can be

stretched out to the installment for stopping administration, and gas-refueling. Along these lines, the DSRC framework assumes an imperative part in present day car industry. The framework engineering of DSRC handset is appeared in Fig. The upper and base parts are committed for transmission and accepting, individually.

This handset is characterized into three essential modules: chip, baseband handling, and RF front-end. The chip translates directions from media get to control to plan the undertakings of baseband preparing and RF front-end. The baseband handling is in charge of regulation, mistake remedy, clock synchronization, and encoding. The RF frontend transmits and gets the remote flag through the reception apparatus.

Fig: 2:- System architecture of DSRC

transceiver

ISSN: 2395-1303 http://www.ijetjournal.org Page 359 The DSRC guidelines have been built up by

a few associations in various nations. These DSRC norms of America, Europe, and Japan are appeared in Table I. The information rate exclusively focuses at 500 kb/s, 4 Mb/s, and 27 Mb/s with transporter recurrence of 5.8 and 5.9 GHz. The adjustment strategies join sufficiency move keying, stage move keying, and orthogonal recurrence division multiplexing. By and large, the waveform of transmitted flag is relied upon to have zeromean for heartiness issue, and this is likewise alluded to as dc-adjust. The transmitted flag comprises of discretionary parallel succession, which is hard to get dc- adjust. The motivations behind FM0 and Manchester codes can give the transmitted flag dc-adjust. Both FM0 and Manchester

codes are broadly embraced in encoding for downlink.

2. SIMULATION

IMPLEMENTATION GENERAL

Verilog HDL is a Hardware Description Language (HDL). A Hardware Description Language is a dialect used to portray an advanced framework, for instance, a PC or a segment of a PC. One may depict a computerized framework at a few levels. For instance, a HDL may depict the format of the wires, resistors and transistors on an Integrated Circuit (IC) chip, I. e., the switch level. Or then again, it may depict the consistent doors and flip slumps in an advanced framework, I. e., the door level. A much larger amount portrays the registers and the exchanges of vectors of data between registers. This is known as the Register Transfer Level (RTL). Verilog bolsters these levels. Nonetheless, this freebee centers around just the bits of Verilog which bolster the RTL level.

VERILOG

Verilog is one of the two noteworthy

Hardware Description Languages (HDL)

utilized by equipment fashioners in industry

and the scholarly community Verilog is

extremely C-like and loved by electrical and

PC designs as most take in the C dialect in

ISSN: 2395-1303 http://www.ijetjournal.org Page 360 school. Verilog was presented in 1985 by

Gateway Design System Corporation, now a piece of Cadence Design Systems, Inc's.

Systems Division. Until May, 1990, with the development of Open Verilog International (OVI), Verilog HDL was an exclusive dialect of Cadence. Rhythm was persuaded to open the dialect to the Public Domain with the desire that the market for Verilog HDL-related programming items would develop all the more quickly with more extensive acknowledgment of the dialect.

Rhythm understood that Verilog HDL clients needed other programming and administration organizations to grasp the dialect and create Verilog-upheld configuration devices.

3. SIMULATION RESULTS

Fig:-3 RTL Schematic

Fig:-4 Simulation Result 4. CONCLUSION

The coding-decent variety amongst FM0 and Manchester encodings causes the constraint on equipment usage of VLSI engineering outline. A constraint examination on equipment use of FM0 and Manchester encodings is talked about in detail. In this venture, the completely reused VLSI engineering utilizing SOLS method for both FM0 and Manchester encodings is proposed. The SOLS procedure wipes out the restriction on equipment use by two center strategies: areacompact retiming and adjust rationale activity sharing. The territory smaller retiming migrates the equipment asset to decrease 22 transistors.

The adjust rationale task sharing

productively joins FM0 and Manchester

encodings with the indistinguishable

rationale segments. This task is

acknowledged in TSMC 0.18-µm

1P6MCMOS innovation with an exceptional

ISSN: 2395-1303 http://www.ijetjournal.org Page 361 deviceefficiency. The greatest activity

recurrence is 2 GHz and 900 MHz for Manchester and FM0 encodings, separately.

The power utilization is 1.58 mW at 2 GHz for Manchester encoding and 1.14 mW at 900 MHz for FM0 encoding. The center circuit territory is 65.98 × 30.43 µm2. The encoding ability of this undertaking can completely bolster the DSRC gauges of America, Europe, and Japan. This venture builds up a completely reused VLSI design, as well as displays an aggressive execution contrasted and the current works.

REFERENCES

[1] F. Ahmed-Zaid, F. Bai, S. Bai, C.

Basnayake, B. Bellur, S. Brovold, et al.,

“Vehicle safety communications—

Applications (VSC-A) final report,” U.S.

Dept. Trans., Nat. Highway Traffic Safety Admin., Washington, DC, USA, Rep. DOT HS 810 591, Sep. 2011.

[2] J. B. Kenney, “Dedicated short-range communications (DSRC) standards in the United States,” Proc. IEEE, vol. 99, no. 7, pp. 1162–1182, Jul. 2011.

[3] J. Daniel, V. Taliwal, A. Meier, W.

Holfelder, and R. Herrtwich, “Design of 5.9 GHz DSRC-based vehicular safety communication,” IEEE Wireless Commun.

Mag., vol. 13, no. 5, pp. 36–43, Oct. 2006.

[4] P. Benabes, A. Gauthier, and J. Oksman,

“A Manchester code generator running at 1 GHz,” in Proc. IEEE, Int. Conf. Electron., Circuits Syst., vol. 3. Dec. 2003, pp. 1156–

1159.

[5] A. Karagounis, A. Polyzos, B. Kotsos, and N. Assimakis, “A 90nm Manchester code generator with CMOS switches running at 2.4 GHz and 5 GHz,” in Proc.

16th Int. Conf. Syst., Signals Image Process., Jun. 2009, pp. 1–4.

[6] Y.-C. Hung, M.-M. Kuo, C.-K. Tung, and S.-H. Shieh, “High-speed CMOS chip design for Manchester and Miller encoder,”

in Proc. Intell. Inf. Hiding Multimedia Signal Process., Sep. 2009, pp. 538–541.

[7] M. A. Khan, M. Sharma, and P. R.

Brahmanandha, “FSM based Manchester encoder for UHF RFID tag emulator,” in Proc. Int. Conf. Comput., Commun. Netw., Dec. 2008, pp. 1–6.

[8] M. A. Khan, M. Sharma, and P. R.

Brahmanandha, “FSM based FM0 and Miller encoder for UHF RFID tag emulator,” in Proc. IEEE Adv. Comput.

Conf., Mar. 2009, pp. 1317–1322.

[9] J.-H. Deng, F.-C. Hsiao, and Y.-H. Lin,

“Top down design of joint MODEM and

CODEC detection schemes for DSRC

coded-FSK systems over high mobility

ISSN: 2395-1303 http://www.ijetjournal.org Page 362 fading channels,” in Proc. Adv. Commun.

Technol. Jan. 2013, pp. 98–103.

[10] I.-M. Liu, T.-H. Liu, H. Zhou, and A.

Aziz, “Simultaneous PTL buffer insertion

and sizing for minimizing Elmore delay,” in Proc. Int. Workshop Logic Synth., May 1998, pp. 162–168

Authors Profiles SURESH KUMAR MEENIGE

Mr. Suresh Kumar Meenige was born in GIDDALUR, Prakasam(Dist) AP, on OCTOBER 20 1986. He graduated from the Kakinada Institute of Engineering &

Technology affiliated to JNTU Hyderabad, Post-graduated from the Kakinada Institute of Engineering & Technology affiliated to JNTU Kakinada. Presently He is working as an Asst Prof in Kakinada Institute of Engineering & Technology, Korangi. So far he is having 3 Years of Teaching

Experience. His special fields of interest included VLSI & Analog and DIgital Communication Systems.

ANIVIREDDY POSIYYA

I Anivireddy Posiyya was born in

Rajamahendravaram, East Godavari,

Andrapradesh on March 13, 1994. I

graduated from B.V.C Engineering College

(JNTU Kakinada) ,Odalarevu. Presently

now I am studying M.Tech in Kakinada

Institute of science and Technology,

korangi.