dynamic partial reconfiguration
A TrustZone-assisted hypervisor supporting dynamic partial reconfiguration
... 3 Reconfiguration (PR) [Xil17] given the reconfigurability that it brings during run- ...using Dynamic Partial Reconfiguration (DPR), without needing to reconfigure all the ...
106
StaticRoute: a novel router for the dynamic partial reconfiguration of FPGAs
... Using Dynamic Partial Reconfiguration (DPR) of FPGAs, several circuits can be time-multiplexed on the same chip region, saving considerable ...reduce reconfiguration time when the number of ...
7
String Matching on Multicontext FPGA using Dynamic Partial Reconfiguration
... and reconfiguration time required to map logic at runtime ...time. Dynamic partial reconfiguration has performed using multicontext FPGAs and how to efficiently realize the above approach ...
5
Dynamic partial reconfiguration in FPGAs for the design and evaluation of critical systems
... support Dynamic Partial Reconfiguration (Dynamic partial reconfigu- ration (DPR)) by means of the Internal Configuration Access Port (Internal Configuration Access Port ...time. ...
134
JPEG decoder implementation on FPGA using dynamic partial reconfiguration
... 2 Dynamic Partial Reconfiguration The need to increase the capability to implement more functions on the FPGA logic fabric is pushing the technology to increase the transistor density of these ...the ...
123
Performance Evaluation of FPGA Based Runtime Dynamic Partial Reconfiguration for Matrix Multiplication
... changing partial modules at run time.ISE13.1 & Planahead is used for partial reconfiguration of ...and dynamic areas partitioning in ...the Dynamic partial reconfiguration ...
7
A portable open-source controller for safe Dynamic Partial Reconfiguration on Xilinx FPGAs
... context, Dynamic Partial Reconfiguration (DPR) is far from being widely adopted due to the additional complexity introduced during the hardware design phase, and the depend- ability issues related to ...
5
Remote dynamic partial reconfiguration: A threat to Internet-of-Things and embedded security applications
... The advent of the Internet of Things has motivated the use of Field Programmable Gate Array (FPGA) devices with Dynamic Partial Reconfiguration (DPR) capabilities for dynamic non-invasive ...
19
Homeostatic Fault Tolerance in Spiking Neural Networks utilizing Dynamic Partial Reconfiguration of FPGAs
... exploits Dynamic Partial Reconfiguration (DPR) of the FPGA Clock Management Tiles (CMTs) to increase the clock frequency of neurons with reduced synaptic input, which restores the firing rate to ...
5
Analyzing energy savings in an FPGA video processing system using dynamic partial reconfiguration
... 1.2 Main Contributions A reduction in FPGA resource utilization can be an effective way to minimize energy usage in an FPGA-accelerated embedded system. In this work, we propose to use an FPGA mechanism known as ...
39
A Quality-Assured Approximate Hardware Accelerators Based on Machine Learning and Dynamic Partial Reconfiguration
... In order to control the quality of approximation and reduce the associated errors, various techniques have been proposed. However, none of these state-of-the-art techniques has explored the potential of different ...
19
Dynamic partial reconfiguration of 2 D haar wavelet transform (HWT) for face recognition systems
... [email protected]; [email protected]; [email protected]; [email protected] ABSTRACT This paper presents two novel architectures for two- dimensional (2-D) Haar wavelet transform (HWT) of transform block in face ...
5
On line self recovery of embedded multi-processor SOC on FPGA using dynamic partial reconfiguration
... Abstract. An error-recovery method for embedded multi-processor systems on SRAM-based FPGAs is proposed. This method is effective against soft-errors in the configuration memory, such as the errors caused by high energy ...
9
Dynamic management of multikernel multithread accelerators using dynamic partial reconfiguration
... The final goal is to build a resource manager capable of changing the traditional CUDA kernel invocation, which has a static allocation of both number of blocks and number of threads [r] ...
7
Dynamic Partial Reconfiguration as an Approach to Motor Control Design
... experiencing dynamic torque conditions, indicating perhaps a slippery city road, which could be switched out using DPR for another simple controller that works well under constant torque conditions, such as a ...
51
Techniques for low-overhead dynamic partial reconfiguration of FPGAs
... Table 8.1: Overview of the reduction in clock frequency RCF or wire length increase WLI and reduction in reconfiguration overhead for the TRoute, StaticRoute SR and ClusterRoute CR algor[r] ...
236
Framework for Dynamic Partial Reconfiguration of Virtex-5 FPGA
... Jsou uvedeny jednotlivé jednotky, které budou použity v rámci návrhu frameworku nebo které mohou být později užitečné pro návrh a implementaci demonstrační aplikace.. Kapitola 5 je věnov[r] ...
52
Evaluating FPGA Virtex II Board using Dynamic Partial Reconfiguration
... 4.1 Reconfiguration Time Measurements The experiments were carried out using PowerPC and MicroBlaze running at 300 MHz and 100 MHz ...The reconfiguration time (RT) is proportional to size of ...and ...
6
High-speed dynamic partial reconfiguration for field programmable gate arrays
... 5.2.2.1. DDR Memory The DDR memory in the two systems is very different. The ML410 board uses a slower 200MHz capable DDR2 memory while the ML507 uses a 266MHz capable DDR2 memory. DDR2 SDRAM is a double data rate ...
92
A System for Fast Dynamic Partial Reconfiguration using GoAhead : Design and Implementation
... through partial reconfiguration ...fits partial reconfiguration the reconfigurable modules used needs to be mutually exclusive in time and space [16] to make it possible to switch between them ...
119