low-power high-speed digital applications
A Low Power VLSI Design of an All Digital Phase Locked Loop
... for low frequency range has been performed, in view its applications in various fields like wireless communication, biomedical etc, which require a low power, high speed and ...
5
Analysis of Low Power, Area and High Speed Multipliers for DSP Applications
... Abstract— Multipliers are plays an important role in today’s digital world. Usually multipliers have different types of methods like Braun’s multiplier, Booth multiplier, Wallace Tree multiplier, Systolic Array ...
5
High-Speed and Low-Power Flash ADCs Encoder
... for applications at conversion rates of 1-GHz or beyond with the lowest latency rather than other ADCs ...to digital binary ...its low-power, low-area, regularity structure (only need ...
9
Low Power High Speed Differential Current Comparator
... numerous digital and analog circuits, current comparator has become one of the important building ...bandwidth, high speed, better noise figure and smaller supply ...its applications in ...
7
Design of 45nm Switched Inverter Scheme (SIS) ADCs for Low Power and High Speed Applications
... High speed data converters are the key building blocks in many applications including high data rate serial links [2], ...[5], high speed instrumentation, wideband radar and ...
8
Sigma Delta Modulators: A Review
... a high signal-to-noise ratio ...of applications, from low frequency instrumentation to high-speed communication circuits ...lower power consumption, wider input signal bandwidth ...
9
Design and Implementation of Energy Efficient and High Throughput Vedic Multiplier
... design power, speed and area are the most often used measures for determining the performance of the VLSI ...many Digital Signal Processing (DSP) applications such as Convolution, Fast Fourier ...
6
Digital Ultra Low Voltage High Speed Logic
... Low power is becoming more and more crucial and in many aspects becoming the number 1 priority when de- signing new ...Ultra low voltage CMOS is an approach for producing very low-power ...
5
Low Power High Speed Dynamic Comparator
... many applications such as data storage systems, fast serial links, high speed communication and interfaces, which required for high resolution and high speed of the order of ...
5
Low Power and High Speed 4-Bit Flash Analog to Digital Converter Using Dynamic Latch Comparator Technique
... accuracy, high speed and low power ...and high speed communication that ultimately increases the use of high frequency analog ...Generally high speed ...
6
Performance Analysis of CMOS and GDI Comparators
... portable digital applications, the demand for increasing speed, compact implementation and low power dissipation triggers numerous research ...require digital circuits with ...
5
High Speed and Low Power Dynamic Latched Comparator for PTL Circuit Applications
... systems. Speed and resolution are two important features which are required for high speed applications such as on-chip high frequency signal testing, data links, sense amplifiers and ...
10
VLSI design of high-speed adders for digital signal processing applications.
... inherent low power characteristics. Since the heat generated by the power dissipation within the chip is difficult to remove from the package and because the performance of the MOS transistors ...
180
A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS
... to digital converters among them two step and flash analog to ADC are popular solutions for small resolution and high speed application ...the applications like low power and ...
7
Adiabatic Logic Circuits for Low Power, High Speed Applications
... lower power dissipation and high levels of ...ultra-low power has made researchers search for techniques to recover or recycle energy from the ...of power dissipation in digital ...
8
Review on Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier
... [3] This paper discusses about the implementation of Vedic multiplier in digital hardware. As the multiplier block has adder as the basic component, various generic adder architecture are considered for the ...
5
Low Power Analysis of Double Tail Comparator for ADC by Using Hspice A Murali, E Mahesh & N Vijaya Babu
... in the proposed structure as soon as the comparator detects that for instance node fn discharges faster, a pMOS transistor (Mc1) turns on, pulling the other node fp back to the VDD. Therefore by the time passing, the ...
10
VLSI Implementation of an Approximate Multiplier using Ancient Vedic Mathematics Concept
... There are two important challenges that the world of computing is facing. Currently, the first challenge is due to the increasingly ubiquitous nature of the present day portable electronics ranging from mobile phones to ...
12
Dual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications
... between high-speed and sub threshold circuits, such as having serious timing un certainty and high sensitivity to process ...the speed of sub threshold operations. High-performance ...
8
NEW METHODOLOGY FOR LOW POWER HIGH SPEED CLA.
... device. Power dissipation is important for portable systems as it define the average life time of the ...increasing power requirements of portable systems.Low power devices are expected to have ...
7