fault-tolerant circuit design
Fault Tolerant Circuit Design using Evolutionary Algorithms
... online fault tolerant evolution of digital circuits and analogy circuits on FPGA and FPTA respectively ...in fault tolerant, long life, and space survivable electronics for the National ...
6
Fault Tolerant SVPWM H-Bridge Drive with Device Short Circuit Protection
... Power converters area unit progressively employed in automotive applications for several reasons, like power acquisition, power management, and consumption reduction. The design and management techniques of the ...
9
Design of A Reversible Fault Tolerant Fft Using Reversible Gates
... a circuit. The quantum cost of a circuit consists of minimum number of 2×2 unitary gates which represents the output is not ...of fault tolerant reversible gates which is given by Fredkin and ...
5
A framework for ABFT techniques in the design of fault-tolerant computing systems
... sequential circuit with input memory order m; that is, inputs remain in the encoder for an additional m time units after ...in fault-tolerant data processing systems containing error ...
12
Design of Efficient Reversible Fault tolerant Adder/Subtractor
... In today’s life require technology that will offers faster in operating and complex and smaller devices means circuits which occupies less area and consists more number of transistors in that small area. As the faster ...
6
Design an High speed Digital Fault Tolerant Architecture
... The design will be having two inputs A & B and a control line ctrl which will controls mode of operation ...the circuit will acts as half adder and when ctrl is at logic 1, the circuit will acts ...
7
Effective Design of an High speed Digital Fault Tolerant Architecture
... The design will be having two inputs A & B and a control line ctrl which will controls mode of operation ...the circuit will acts as half adder and when ctrl is at logic 1, the circuit will acts ...
5
A Fault Tolerant Voter Circuit for Triple Modular Redundant System
... The use of TMR (Triple Modular Redundancy) and its variants are most commonly for SEU (Single Event Upset) mitigation [6, 7, 11]. The excessive area overhead is the main disadvantage of Triple Modular Redundancy (TMR). ...
11
Design and Analysis of Wind Turbine Systems with Open-Circuit Fault-Tolerant Control for Outer Switches of Five-Level Rectifiers
... a tolerant control for the open-circuit fault of the outer switches in three-level rectifiers (both 5L-NPC and T-type topologies) used in wind turbine ...IPMSG, fault-tolerant controls ...
8
Design and Implementation of Fault Tolerant Digital System
... Various types of faults that can occur in VLSI system can be classified as either soft (transient) or permanent (hardware) ones. Transient faults are induced by temporary environmental conditions, such as cosmic rays and ...
6
Improve performance of Adder/Subtraction
... The Reversible logic gate is evolving to be difficult for future computing innovations. It is progressing as the fundamental field of research that concern general uses in the domain such as CMOS design (reduced ...
13
A Reliable Adder Circuit with Voter Element for Fault Detection and Correction using Reversible Gates
... a fault tolerant full adder circuit design is proposed using reversible logic gates with TMR redundancy with majority voter element which can produce the correct output in presence of ...
9
A FAULT TOLERANT FPGA BASED IMAGE ENHANCEMENT FILTER USING SELF HEALING ALGORITHM
... FPGA design [7], a designer has several options for algorithm ...integrated circuit Hardware description Language) represents a formerly proprietary hardware design ...target design language ...
7
Design and control of segmented triple three phase SPM machines for fault tolerant drives
... segmentation design for a triple three- phase sectored SPM machine has been ...winding design, has also been ...chosen design (SDd) has significantly better ...
6
An Optimal Routing Algorithm for Horizontal Moving Signals in OCN for Massively Parallel Systems with Faulty Node/Link
... another fault free node on that path, then before reaching at ‘B’, the message first reaches at ...another fault free optimal path with respect to node ...
12
A. Fault-Tolerant Architectures
... Abstract—In the EPON, many previous studies proposed dedicated protection architectures to protect the critical components which results in high cost for deployment. To achieve high reliability and low-cost for ...
6
A Fault Tolerant Control System Design Using Real Time Operating System
... Redundant control systems provide automatic monitoring of primary and hot standby CPUs. Failures are detected and switchover from master to slave CPU is done. Redundancy is a common approach to improve the reliability ...
6
Analysis of Fault Tolerant Cognitive Radio Ne...
... Thus, it does not “know what it knows.” Standards-setting bodies have been gradually making such internal data available to networks through specific air interfaces, as the needs of the technology dictate. This ...
9
Fault Tolerant Design of a Quadcopter through Run Time Transformation
... Abstract: The Project deals with the development of a fault tolerant design to make the quadcopter not susceptible to failure due to the loss of a single propeller. The fundamental problem arises due ...
13
A Three Phase Multi Level Diode Clamped Inverter For Fault-Tolerant Operation
... Abstract— This paper presents the operation of five-level (5L) diode-clamped inverter (neutral- point clamped) inverter under device failure conditions, and also proposed the fault-tolerant strategies to ...
7