high-speed low-voltage circuit
Low-Power High Speed 1-bit Full Adder Circuit Design
... and speed has become the most important aspects of the integrated ...supply voltage which results in increased circuit delay and degraded driving capability of designed cells in certain logic styles ...
6
A Efficient Technique For Low-Power High Speed Adder Circuit Design in DSM Technology
... adder circuit comprises of 8 transistors as shown in the ...the circuit increases at a lower rate with increase of operating frequency of the circuit as compared to other high power ...this ...
7
Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and Low Area in 18nm Technology
... Low power circuit style has appear as a dominant theme in today’s industry. within the past, major issues among researchers and designers for planning integrated circuits were on space, speed, and ...
5
High Speed and Low Power Dynamic Latched Comparator for PTL Circuit Applications
... a voltage representing the sign of the net difference between ...systems. Speed and resolution are two important features which are required for high speed applications such as on-chip ...
10
Review on Low Voltage Dynamic Comparator for High Speed ADC's
... for low power problem cannot be achieved without accurate power prediction method and optimization tools or without power efficient gate ...of circuit or estimate power dissipation during the design process ...
7
LOW-POWER HIGH-SPEED CIRCUIT DESIGN FOR VLSI MEMORY SYSTEMS
... Process variety, regardless of presenting challenges in steadiness and energy of VLSI recollections, gives another chance to spillage control diminishment: measurable reenactment demonstrates that the same VLSI cell ...
11
A Novel Simple Reliability Enhancement Switching Topology for Single Phase Buck-Boost Inverter
... the circuit is fully solid state (no mechanical or moving parts) there will not be any wear and tear like the brush tear in servo stabilizer or relay degrading in relay based ...correction speed, constant ...
7
A Survey on Low-Power High Speed Full Adder Circuit in DSM Technology
... for high speed, power efficient ...supply voltage is a means of reducing the power consumption of the circuit in ultra deep submicron technology but it results in degraded driving capability ...
6
Low Voltage High Speed 8T SRAM Cell for Ultra Low Power Applications
... verters with back to back connection, these inverters act as a memory cell whereas the remaining transistors act as access tran- sistors. Bit and bit bar lines act as inputs and outputs. Every SRAM cell performs three ...
7
A High Speed Latched Circuit for Flash ADC
... The circuit arrangement proposed in this paper exhibits high speed, moderate power dissipation and low offset voltage as demanded by flash analog to digital ...offset voltage and ...
5
An Improved Low Power, High Speed CMOS Adder Design for Multiplier
... adder circuit for high speed and low power applications is proposed in this paper at 90 nm technology node with supply voltage ...carry circuit separately. The adder ...
5
VLSI IMPLEMENTATION OF AN ANALOG MULTIPLIER FOR MODEM
... Analog multiplier, Figure 1 is an important basic building block in communication systems like analog signal processing systems; for example frequency mixers, variable gain amplifiers, adaptive filters, phase-locked ...
8
Voltage comparison based high speed and low power domino circuit for wide fan-in gates
... the circuit will stay at the high rationale also, yield will be at low ...the voltage distinction between hub A furthermore, B will be diminished to an esteem more like ...at low ...
9
PERFORMANCE ANALYSIS OF HIGH SPEED CMOS FULL ADDER CIRCUIT FOR LOW VOLTAGE VLSI CIRCUIT DESIGN IN NANOMETER.
... As the figure shows the standard cell resembles to the inverter except that it has three inputs and the bulks of both PMOS and NMOS transistors are connected to p and n respectively the cell is being fabricated using ...
7
PERFORMANCE ANALYSIS OF LOW POWER, HIGH SPEED, HIGH RESOLUTION AND LOW OFFSET VOLTAGE OF DYNAMIC LATCH COMPARATORSUSING 180NM TECHNOLOGY
... The conventional dynamic latched comparators use positivefeedback mechanism with one pair of back-to-back cross coupled inverters (latch) to convert a small input-voltageoutput swing, and no static power consumption as ...
7
Performance Analysis of 6 Transistor Full Adder Circuit using PTM 32 nm Technology LP MOSFETs and DG FinFETs
... and speed are two primary design constraints for Integrated Circuits ...(FA) circuit, high speed, low power Arithmetic Logic Units (ALUs) can be built which is a fundamental component ...
7
RING OSCILLATOR BASED CMOS TEMPERATURE SENSOR DESIGN
... unity voltage gain to achieve ...This circuit is shown in ...this circuit will oscillate, assume that the output of the first inverter is a ...the voltage at each node ...
6
Reliability and Fault Tolerance of Ultra Low Voltage High Speed Differential CMOS
... The outline of this paper is as follows: in section 2 the dif- ferential ULV gate is thorough presented and the key ad- vantages are pointed out. Section 3 presents the aspects of reliability such as speed, ...
5
Research and Application of Supercapacitor Charging System
... There are four traditional rechargeable batteries [1], which include lead-acid batteries, nickel cadmium batteries, nickel hydrogen batteries and nickel cad- mium batteries. Nickel-cadmium battery has obvious “memory ...
6
Home Equipment Control Using Home Phone Signal
... first circuit used DTMF chip that converts tone signal from home phone line to electrical signal while the second circuit will concentrate on interfacing the low and high voltage using ...
24