reconfigurable hardware based architecture
Input Based Dynamic Reconfigurable Approximation Architecture for MPEG Encoders
... Adders are utilized for calculating the addition (or sum) of two binary numbers. Two common types of adders are the ripple-carry adder (RCA) and the carry look ahead adder (CLA). In an n-bit RCA, n 1-bit full adders ...
8
Accelerating Homomorphic Evaluation on Reconfigurable Hardware
... The architecture requires about 462,983 ALUs, and 720 DSPs on a Stratix-V (55GSMD8N3F45I4) and allows 768K-bit multiplications implemented using a 64k-point ...multiplication architecture was proposed by ...
22
Frequent Itemset Matching for Real Time Applications using Reconfigurable Hardware Architecture
... digital architecture and calculate the real performance of each the algorithm and also the design and implement the response on a field programmable gate array (FPGA) ...parallel hardware to achieve higher ...
5
An evolvable block-based neural network architecture for embedded hardware
... recent architecture, and differs from the conventional ANNs in the sense that it allows changes in the structure and design to cope with dynamic operating environments ...in reconfigurable digital ...
41
A Dynamically Reconfigurable Transceiver for Software Defined Radio
... hybrid hardware- software system that supplies the necessary full-signal chain for multi-protocol software defined ...fixed architecture), developers can extend their radio development capabilities and ...
9
FIDES: Enhancing Trust in Reconfigurable Based Hardware Systems
... policy Π and also verifies the embeddings of each input to the IP core to detect any violation of policies. The use of tagging and tracking enables us to capture the normal interactions of each IP core with its ...
10
Hardware Efficient Reconfigurable FIR Filter
... PSM architecture is best suited for the channel filters in ...done based on the values from LUT using programmable shifters whereas in the case of CSM, the shifts are constants as we are always splitting or ...
8
Energy Efficiency with Reconfigurable Data Architecture Line Based Dissemination
... The main components of a sensor node are a microcontroller, transceiver,external memory, power source and one or more sensors. The controller performs tasks, processes data and controls the functionality of other ...
9
Reconfigurable hardware for color space conversion
... of hardware. Ben- saali et al. [3] present an FPGA-based architecture for RGB to YCrCb color space conver- sion that offers a speedup of 100 compared to ...new architecture for color space ...
67
Reconfigurable Signal Processing and Hardware Architecture for Broadband Wireless Communications
... A hardware platform is proposed and the reusable com- mon blocks in such a transceiver are ...therefore hardware and software sharing is possible for these ...functional reconfigurable transceiver ...
10
VLSI Architecture of Shared Multiplier Scheduling Scheme for Reconfigurable FFT/IFFT Processor
... The hardware complexity and computation speed are compared in the performance ...The hardware complexity is compared with the existing SMSS based 256- point FFT processor in terms of ASIC design ...
5
Neural Networks for Location Prediction in Mobile Networks in AES Techniques
... of reconfigurable hardware such as FPGAs (Field Programmable Gate Array) embedded cryptographic hardware became ...microprocessor. Hardware acceleration significantly increases the performance ...
9
Study on Area Efficient Radix-2 FFT Architecture to Process Twin Data Streams for High Speed Real Time Application
... Memory based, Reconfigurable and Pipelined FFT. Memory based FFT processor [1], [2] are used to achieve small ...computation. Reconfigurable FFT processors [3] are used to select various FFT ...
6
A RECONFIGURABLE PATTERN MATCHING HARDWARE IMPLEMENTATION USING ON-CHIP RAM-BASED FSM
... Traditional reconfiguration approaches require generation of configuration sequences in the form of technology dependent bit-streams. A reset is needed for a new reconfiguration to take effect. In multi-context ...
82
Security Primitives for Reconfigurable Hardwa...
... of reconfigurable system is a complex process which consists of a multiple software tool chains that have different trust ...bus architecture, we plan to investigate the application, in which a core can ...
6
Design and Implementation of Network Chip for Wireless and Wired Peripherals with Serial Communication
... The IEEE 1451 set of standards define an architecture which allows sensor and actuator nodes to connect into a live distributed control network, in a true „plug and play fashion. The standard itself is composed of ...
10
HIGH SPEED RECONFIGURABLE ACCELERATOR FOR WORD MATCHING STAGE OF BLASTN
... different architecture configurations on the partitioned Bloom ...V. Based on the query sequence and database sequence, we implement an 8 ×2 parallel Bloom filter architecture, which theoretically ...
8
Reconfigurable Architecture for Network processing
... The ECC processor consists of eight main components: host interface HI, data memory, register file, instruction memory, control-1, control-2, AU-1 and AU-2.We have proposed GF2163 result[r] ...
7
Hexarray: A Novel Self-Reconfigurable Hardware System
... the reconfigurable hardware core is the systolic array; here, it is an 8×8 ...sizes based on equations ...64 reconfigurable regions, but because the smallest reconfigurable region, ...
237
A POWER EFFICIENT AND ENHANCED VLSI ARCHITECTURE FOR VEDIC MULTIPLIER
... Array Multiplier [2] is same as the hardware architecture of 2x2 bit Vedic multiplier. After final bit products are generated, which is very similar to Array multiplier we can state that the total delay is ...
11