• No results found

[PDF] Top 20 Comparative Analysis of Low power, high speed based Level shifters

Has 10000 "Comparative Analysis of Low power, high speed based Level shifters" found on our website. Below are the top 20 most common "Comparative Analysis of Low power, high speed based Level shifters".

Comparative Analysis of Low power, high speed based Level shifters

Comparative Analysis of Low power, high speed based Level shifters

... have high threshold voltage for proper level ...and power consumption is large if number of Nanotube is less ...still high at N=25 and N=40 equal to ... See full document

5

Review on Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier

Review on Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier

... a high speed and low power 16x16 Vedic Multiplier is designed by using low power and high speed modified carry select ...introduces high delay block and also ... See full document

5

2x4 Hybrid MZI-MMI Configuration with MMI Phase-shifters as a High-speed Optical Switch with Low Power Consumption

2x4 Hybrid MZI-MMI Configuration with MMI Phase-shifters as a High-speed Optical Switch with Low Power Consumption

... switch based on 2x4 multimode interference on SOI technology and adopted a new approach for low-loss ...output power splitting ratio of ...the low footprint (6 μm × 324 ...heating power ... See full document

13

Comparative Study of IPM Synchronous Machines with Different Saliency Ratios Considering EVs
 Operating Conditions

Comparative Study of IPM Synchronous Machines with Different Saliency Ratios Considering EVs Operating Conditions

... paper, based on different saliency ratios ρ , three interior permanent magnet (IPM) synchronous machines respectively owning a large ρ , a low ρ and an inverse ρ are proposed for the potential applications ... See full document

11

DTMOS Based Low Power High Speed Interconnects for FPGA

DTMOS Based Low Power High Speed Interconnects for FPGA

... where low power dissipation is as important as the performance ...causes high DC power dissipation in level restoring ...static power dissipation recent architectures from Xilinx ... See full document

6

PERFORMANCE ANALYSIS OF LOW POWER AND HIGH SPEED CRC GENERATOR USING GROUP OF D FLIP-FLOPS BASED ON 12T MEMORY CELL

PERFORMANCE ANALYSIS OF LOW POWER AND HIGH SPEED CRC GENERATOR USING GROUP OF D FLIP-FLOPS BASED ON 12T MEMORY CELL

... and speed of transmission of bits. The mapping of a tri-level network into linear pipeline architecture for improving the throughput with the help of place and route approach of FPGA ...and power ... See full document

8

Analysis of Low Power High Speed Carry Skip Adder

Analysis of Low Power High Speed Carry Skip Adder

... The customary structure of the CSKA comprises of stages containing chain of full adders (FAs) (RCA piece) and 2:1 multiplexer (convey skip rationale). The RCA squares are associated with each other through 2:1 ... See full document

7

Analysis of Low Power, Area and High Speed Multipliers for DSP Applications

Analysis of Low Power, Area and High Speed Multipliers for DSP Applications

... In DSP applications, the speeds of the multipliers are very important. This multiplier works well for signed bit multiplication. The process is same for both negative and positive numbers. In multiplication three ... See full document

5

Analysis and Design of High Speed Low Power Comparator in ADC

Analysis and Design of High Speed Low Power Comparator in ADC

... simulation. Based on theoretical analysis, we designed second comparator circuit in which we successfully reduced the effect of noise in the comparator ...total power consumed by double tail ... See full document

6

FINFET-BASED LOW POWER & HIGH SPEED SRAM CELL DESIGN

FINFET-BASED LOW POWER & HIGH SPEED SRAM CELL DESIGN

... increased speed and reduced ...transistors power gating technique are used for low leakage power and high ...dc analysis of the proposed ST11T, ST13T and with sleep transistors ... See full document

13

Analysis of CMOs Dynamic Comparators for Low          Power and High Speed ADCs

Analysis of CMOs Dynamic Comparators for Low Power and High Speed ADCs

... is low, Ml2 get turned OFF and it prevents the current flowing in ...is high in regeneration phase, the reset switch turn ON and the transistor M4/M7 and M3/M6 form the two back to back inverters that ... See full document

7

Design and Simulation of Low Power Wide Range Bidirectional Level shifters

Design and Simulation of Low Power Wide Range Bidirectional Level shifters

... The operating condition of MWCM based LS is given below. When Vin increases, rising signal at Node A and B achieves trip point voltage more quickly determine the rise of the output signal.in the case of up ... See full document

8

Design and Implementation of FIR Filter Based on Wallace tree multiplier for high speed and Low Power Analysis

Design and Implementation of FIR Filter Based on Wallace tree multiplier for high speed and Low Power Analysis

... and power consuming arithmetic operation in high-performance circuits like Finite Impulse Response (FIR), multiplication is ...consumes power in this form so it was a reason to forward the proposed ... See full document

7

A Novel Technique for Low Power, High Speed FET Based Level Shifters

A Novel Technique for Low Power, High Speed FET Based Level Shifters

... In DCVS-LS if PUN and PDN are not properly matched then it will result heavily contention current or in worst case circuit not function properly. Then output of DCVS- LS is several time lower than the applied input ... See full document

5

Design and Simulation of Fast and Power Efficient Voltage Level Shifter with Sleepy Keeper

Design and Simulation of Fast and Power Efficient Voltage Level Shifter with Sleepy Keeper

... utilizing level shifters in such applications is its ability to handle extremely low-input voltage and generate higher ...voltages. Power efficiency and speed are major factors of ... See full document

8

Design and Analysis of SEU Hardened Latch for Low Power and High Speed Applications

Design and Analysis of SEU Hardened Latch for Low Power and High Speed Applications

... a high impedance state at the output ...element based restorer ...and power dissipation of the circuit by cutting off all the unwanted switching ... See full document

11

NEW METHODOLOGY FOR LOW POWER HIGH SPEED CLA.

NEW METHODOLOGY FOR LOW POWER HIGH SPEED CLA.

... increasing speed and reducing the area of digital systems. Low power design reduces cooling cost is and increases reliability especially for high density ...achieve low power ... See full document

7

DESIGN OF POWER EFFICIENT 4X4 MULTIPLIER BASED ON VARIOUS POWER OPTIMIZING TECHNIQUES

DESIGN OF POWER EFFICIENT 4X4 MULTIPLIER BASED ON VARIOUS POWER OPTIMIZING TECHNIQUES

... of low power electronics is to compress complex electronic circuits in minimum area with reduction in power dissipation and ...The power requirements of these devices have increased many folds ... See full document

5

Design and Analysis of Low Power High Speed Current Latch Sense Amplifier

Design and Analysis of Low Power High Speed Current Latch Sense Amplifier

... and transistor MN5 in on state. When the bit lines are connected to gate of transistors MN3 and MN4 by column selector circuit. Due to this an activated SRAM cell induces the small voltage difference between BL and BLB ... See full document

8

Design of Low Power High Speed Dynamic Comparator

Design of Low Power High Speed Dynamic Comparator

... a high-speed low-power two-stage dynamic latched comparator is ...stage power consumption is lessen by limiting the pre-amplifier's voltage swing to Vdd/2 At the evaluation phase, ... See full document

8

Show all 10000 documents...