ADC/DAC
Design of ∆Σ DAC for SAR ADC
... SAR ADC plays an important role in converting the analog signal to digital signals in applications which require moderate speed, resolution, and low power operation at lower ...SAR ADC is its ...capacitive ...
14
Design of 12 Bit SAR ADC using Split Capacitor Based DAC Architecture at 45nm CMOS Technology
... Xing et al. [14] proposed a 7-bit MS/s four-way time interleaved SAR ADC. In this paper, a partial Vcm based switching technique was implemented that requires a digital overhead from the SAR controller and ...
6
Analysis and Design of Capacitive DAC Array Switching Scheme for SAR ADC in Low Power Applications
... a ADC module has four main components, among them DAC has greater importance because the major power consumption of this ADC module is due to the ...
7
A Switch-Capacitor DAC Successive Approximation ADC Using Regulated Clocked Current Mirror
... SAR ADC using switch-capacitor DAC is proposed, that uses current source and sink with minimum current ...this ADC approach can be a good solution for low/medium speed applications such as MEMS ...
6
A Resolution-Reconfigurable and Power Scalable SAR ADC with Partially Thermometer Coded DAC
... In order to achieve greater than 10 bits accuracy, using differential architecture to suppress substrate noise and power noise and have good common mode noise suppression. The conventional SAR ADC architecture is ...
8
10-bit tracking ADC with a multi-bit quantizer, variable step size and segmented current-steering DAC
... Several different topologies exist for ADCs. The type of tracking ADCs is located between nyquist rate and delta sigma ADCs according to their sample rates. The main ad- vantage is, that one conversion per clock cycle is ...
7
6-Bit Charge Scaling DAC and SAR ADC
... SAR ADC is widely used in many communication systems, such as ultra-wideband and wireless sensor networks which require low-to-medium-resolution converters, with low power ...SAR ADC architecture is shown ...
10
Mixed Signal Modeling and Physical Layout Design of a Simple FPGA Architecture
... As, DSCH does not support analog signal simulation, we were unable to evaluate the performance of our simple FPGA. Alternatively, we tried to simulate the whole FPGA in SMASH. But, we also could not do that because SMASH ...
8
A Novel Differential Switching Capacitor DAC for 10-bit SAR ADC
... type ADC, Pipeline ADC, SAR ADC and Sigma Delta ADC ...An ADC samples an analog signal at uniform time intervals and assigns a digital value to each ...
6
FPGA Implementation of an LFSR based Pseudorandom Pattern Generator for MEMS Testing
... a DAC and an ADC, 2) applying digital pseudorandom test patterns generated from LFSR to the modeled digital system, and 3) constructing the signature set (the cross correlation between the input and the ...
5
Review Paper on the Noise Shaping Property of 4th order VCO based ADC by using Feedback Loop
... noise, DAC mismatch, and other noise and error terms will add on top of the quantization noise floor, further degrading ...feedback DAC appear directly at the input of the converter and can seriously ...
7
Algorithmic Framework and Implementation of Spectrum Holes Detection for Cognitive Radios
... ix Acronyms ADC Analog to Digital Converter AWGN Additive White Gaussian Noise CD Cyclostationary Detection DAC Digital to Analog Converter DC Direct Current ED Energy Detection FFT Fast[r] ...
59
Echo cancellation in VoIP using digital adaptive filters
... Acronyms ADC Analogue to Digital Converter AEC Adaptive Echo Cancellation CODEC COder/DECoder DAC Digital to Analogue Converter ERL Echo Return Loss ERLE Echo Return Loss Enhancement IP [r] ...
139
Design And Development Of An Embedded Controller For Robotic Application
... xv LIST OF SYMBOLS & TERMS A/D ADC Analog to Digital Converter CPU Central Processing Unit CCW Counter Clock Wise CW Clock Wise CMOS Complementary Metal–Oxide–Semiconductor D/A DAC Digit[r] ...
24
Practical synthesis of ternary sequences for system identification
... Fundamental limitations are given by noise in the acqui- sition system. Wideband additive noise can be mitigated by coherent averaging over multiple periods. Observe also that the finite resolution of the DAC and ...
7
Force feedback linearization for higher order electromechanical sigma delta modulators
... one-bit DAC providing the feedback signal in a continuous time M ...feedback DAC [5], such as clock jitter, DAC pulse shape (unequal rise and fall times) and excess loop delay ...M ADC used ...
7
Optimization of Data Utilization in Substation Using LabVIEW
... Analog / digital input from power equipment and sensors mainly current transformers and potential transformers Analog to Digital Convertor ADC /Digital to Analog Converter DAC DSP [r] ...
7
Implementation of Split-SAR ADCs: Improved Linearity with Power and Speed Optimization
... split DAC structure based on two switching methods: conventional charge-redistribution and Vcm-based ...split DAC, are analyzed ...SAR ADC, which is verified by behavioral simulations, as well as ...
5
Using Novel One Bit ADC to Design n Bit ADC
... one ADC cell is configured to achieve n-bit ...the ADC cell’s ...st ADC cell’s delay before its output bit is attained, and Vn becomes ready to drive next output bit ...another ADC cell, it is ...
6
Systematic discovery of drug action mechanisms by an integrated chemical genomics approach: identification of functional disparities between azacytidine and decitabine
... (decitabine, DAC) were approved by the US Food and Drug Administration for treating myelodysplastic syndrome and other leukemias ...Unlike DAC, which is directly incorporated into DNA, AZA is primarily ...
16