deep sub-micron design
Design of VCOs in Deep Sub-micron Technologies
... or an LC resonant voltage-controlled oscillator (LCVCO). LC oscillators generally have better phase noise performance due to the high quality fac- tor (Q) achievable with an LC resonant network; however, high-Q designs ...
92
Minimization Leakage Current of Full Adder Using Deep Sub-Micron CMOS Technique
... However, in the former work, no low-power topologies were analyzed at all, whereas in the latter, new topologies which appear to be promising is not taken into account. Moreover, the effects of the interconnection ...
7
Characterization of 9T SRAM Cell at Various Process Corners at Deep Sub-micron Technology for Multimedia Applications
... Shilpi Birla, Ph.D. Scholar at the UK Technical University, Dehradun (Uttarakhand) India. She’s an Asst. Professor in the Department of Electronics & Communication Engineering, Sir Padampat Singhania University, ...
5
Design and Implementation of Sub Micron Level 10T Full Adder in ALU Using Cell Based and SOC Technology
... The design of ALU is realized in cadence 180nm cmos technology, in short design of ALU can be a better ...dissipation. Deep submicron full adder can be used in encryption algorithm for security ...
6
Characterization of PNN Stack SRAM Cell at Deep Sub Micron Technology with High Stability and Low Leakage for Multimedia Applications
... power design a priority in recent years Moreover, embedded SRAM units have become an important block in modern ...and design engineers to achieve reliable data storage in SRAM ...at deep submicron ...
5
Characterization of a Novel Low Power SRAM Bit Cell Structure at Deep Sub Micron CMOS Technology for Multimedia Applications
... the sub- threshold current due to low threshold voltage, ...proposed design has and integrated two sub-cell structure, one for write and other for read operation in the active ...read sub-cell ...
6
Survey and Evaluation of D Flipflop for Low Power Counter Design Using Sub-Micron Technology
... Today LFSR’s are present in nearly every coding scheme as they produce sequences with good statistical properties, and they can be easily analysed. Moreover they have a low-cost realization in hardware. Counters such as ...
5
Analysis of Different Types of Domino Logic: A Review
... we design a high fan-in gates In deep sub-micron technology the Leakage current associated with that Design is quite significant therefore there is a need of strong keeper that will ...
8
Analysis of Capacitance Across Interconnects of Low-K Dielectric Used in a Deep Sub-Micron CMOS Technology
... As we continue to exploit deep submicron (DSM) technologies to design faster and smaller circuits, we must revisit the problem of calculating the gate propagation delay. With shrinking in device size the ...
8
Design of Two Stage Operational Amplifier with High Gain and High CMRR in Deep Sub-Micron Technology
... ABSTRACT: This paper presents a CMOS two stage operational amplifier and a test schematic for Current Steering Digital to Analog Converter (CSDAC). The main aim of the work is to obtain high gain and high CMRR. The ...
10
Area- and energy-efficient CORDIC accelerators in deep sub-micron CMOS technologies
... a 40-nm CMOS technology and occupies a silicon area of 1560 µm 2 only. Maximum clock frequency from circuit sim- ulation of extracted netlist is 768 MHz under typical, and 463 MHz under worst case technology and ...
7
Sub-micron PMOS transistor using electron beam lithography
... small very looking the at on modulation Length effect a with effects of way look to explained is there second is magnitude the by made A drain the with channel be can though Channel Chan[r] ...
118
Low Power, Compensation Technique for Sub Micron CMOS Amplifiers Using Minimally Invasive Process P G Santhiswaroop & T K Kalaiarasan
... This section describes the design and implementation of a bias circuit for transistor M2 which satisfies (11). The output of this block must provide a DC bias which has an average value of Vgs1. It must also ...
6
Disproportionate Effect of Sub-Micron Topography on Osteoconductive Capability of Titanium
... Ten-week-old male Sprague–Dawley rats were anesthetized by inhalation of 1%–2% isoflurane. Only left femurs were used to receive an implant. The left leg area was shaved and scrubbed with 10% povidone-iodine solution. ...
16
Dynamics and Statics of Liquid-Liquid and Gas-Liquid interfaces on Non-Uniform Substrates at the Micron and Sub-Micron Scales
... We observed highly transient bubble migration phenomena in the asymptotic limit of zero Capillary and Bond numbers that is only observable at sub-micron scales and proposed a model to explain the main ...
176
Unsteady Of Deposition of Sub-Micron Charged Particles in the Human Respiratory Tract
... Deposition of charged particles in a trachea by their own space charge is investigated analytically, when the number density of the charged particles is large enough so [r] ...
7
Unveiling the multi-step solubilization mechanism of sub-micron size vesicles by detergents
... 11 quantification of surface area in vesicles that might adopt non-trivial shapes becomes unfeasi- ble. Secondly, given the size of the GUVs and the injection of detergent using a micropipette, the concentration of ...
28
Accurate Design of Deep Sub-Wavelength Metamaterials for Wireless Power Transfer Enhancement
... After the general design and elaborate design, the optimized parameters were obtained as listed in Table 1. Taking into account the actual machining accuracy, we revised the value to 0.01 level in the ...
9
Single Step Assembly of Biomolecule-Loaded Sub-Micron Polysulfone Fibres
... Creatinine is slightly soluble in DMSO and 5 based on the Hansen solubility parameters, the distance for DMSO, Ds-p =8.5 MPa1/2 is 6 less than the radius of interaction R< 9.40 of PSU Ta[r] ...
25
Micromagnetic study of the vortex state in sub-micron iron discs
... of sub-micron iron discs are performed for different normalized inter-dot distance (distance/diameter), to better understand the magnetic behaviour of these nanos- ...
6