• No results found

Dsp digital signal processor

The Design of a Custom 32-Bit SIMD Enhanced Digital Signal Processor

The Design of a Custom 32-Bit SIMD Enhanced Digital Signal Processor

... DSPs have much higher memory bandwidth and use lot more memory-to-memory instruc- tions, when compared to traditional processors [25]. While most DSPs tackle this problem using small, fast and simple parallel memory ...

129

IJCSMC, Vol. 2, Issue. 11, November 2013, pg.79 – 84 RESEARCH ARTICLE An Overview of Lane Departure Warning System Based On DSP for Smart Vehicles

IJCSMC, Vol. 2, Issue. 11, November 2013, pg.79 – 84 RESEARCH ARTICLE An Overview of Lane Departure Warning System Based On DSP for Smart Vehicles

... core DSP embedded system to verify the ....The digital signal processor on lane departure system works with operating frequency of 600 ...

6

Image processing and DSP technology applied to remote activity monitoring : a thesis presented in partial fulfilment of the requirements for the degree of Doctor of Philosophy in Technology at Massey University

Image processing and DSP technology applied to remote activity monitoring : a thesis presented in partial fulfilment of the requirements for the degree of Doctor of Philosophy in Technology at Massey University

... effective digital signal processor ...a DSP studied. The architectural features of the Motorola 56303 DSP are presented and ...smart digital camera that has been integrated into ...

271

Develops The Software of DSP Processor for the CDMA circuitry

Develops The Software of DSP Processor for the CDMA circuitry

... Dalam penelitian ini dibuat perangkat lunak Prosesor DSP (Digital Signal Processing) jenis TMS320C54X untuk memproses kerja rangkaian CDMA (Code Division Multiple Access). Dengan menggunakan beberapa ...

6

Bit Manipulation Accelerator for Communication Systems Digital Signal Processor

Bit Manipulation Accelerator for Communication Systems Digital Signal Processor

... This paper proposes application-specific instructions and their bit manipulation unit (BMU), which efficiently support scram- bling, convolutional encoding, puncturing, interleaving, and bit stream multiplexing. The ...

9

Ultra Capacitor And Its Effect in IPS

Ultra Capacitor And Its Effect in IPS

... Keywords : Active Power filter (APF), Dc–Dc Converter, D–Q Control, Digital Signal Processor (DSP), Dynamic Voltage Restorer (DVR), Energy Storage Integration, Sag/Swell, U[r] ...

5

Review on Design & Realization of Adaptive Noise Canceller on Digital Signal Processor

Review on Design & Realization of Adaptive Noise Canceller on Digital Signal Processor

... primary signal, and then subtract that noise from ...reference signal x(n), which contains a solid reference of the noise present in the primary ...reference signal is filtered to compensate the ...

5

Evaluation Air Pollution Due to Transient Emissions

Evaluation Air Pollution Due to Transient Emissions

... presents digital communications systems, classification of processors, programmable digital signal processing (DSP) processors, and development and implementation of a flexible DSP ...

8

TEXT DEPENDENT SPEAKER RECOGNITION ON DIGITAL SIGNAL PROCESSOR: IMPLEMENTATION AND OPTIMIZATION

TEXT DEPENDENT SPEAKER RECOGNITION ON DIGITAL SIGNAL PROCESSOR: IMPLEMENTATION AND OPTIMIZATION

... speech signal through feature extraction. A test signal is then compared with the reference templates at the pattern matching ...The DSP is encoded with the user’s voice ...

10

Smart Mechanical Dipole: a device for the measurement of sphere motion in behavioral and neurophysiological experiments

Smart Mechanical Dipole: a device for the measurement of sphere motion in behavioral and neurophysiological experiments

... the digital signal processor (DSP), measured the displacement of the acrylic holder (above the water level) using a capacitive displacement transducer (4810, LOT- Oriel, Darmstadt, Germany), ...

5

Fuzzy Based Interline Unified Power Quality Conditioner for Power Quality Enhancement

Fuzzy Based Interline Unified Power Quality Conditioner for Power Quality Enhancement

... The proposed iUPQC control structure is an ABC reference frame based on the compensation of harmonics, unbalances, disturbances, and displacement . To compensate we are using the SAF is a current loop and PAF is a ...

11

MODELING OF BROADBAND LIGHT SOURCE FOR OPTICAL NETWORK APPLICATIONS USING FIBER 
NON LINEAR EFFECT

MODELING OF BROADBAND LIGHT SOURCE FOR OPTICAL NETWORK APPLICATIONS USING FIBER NON LINEAR EFFECT

... (teleconferencing), digital libraries, and image database, remote ...images. Digital Signal Processing (DSP) improve the quality of images taken under extremely unfavourable conditions in ...

10

Power estimation on functional level for programmable processors

Power estimation on functional level for programmable processors

... One possible straight forward power estimation approach on DSPs is the so-called Physical-Level Power Analysis methodology. This approach is based on the analysis of the switching activity of all transistors of the ...

5

FPGA implementation and Design of low power sequential filter

FPGA implementation and Design of low power sequential filter

... many digital signal processing (DSP) ...of digital FIR filter are to filter out undesirable parts of the signal, shape the spectrum of signals in communication channels, signal ...

5

A Review : Area and Delay Efficient Pre-encoded multipliers Based on Non-Redundant Radix-4 Encoding Sandeep Kumar Soni 1, Rajesh Sharma2 , Neelesh Gupta 3

A Review : Area and Delay Efficient Pre-encoded multipliers Based on Non-Redundant Radix-4 Encoding Sandeep Kumar Soni 1, Rajesh Sharma2 , Neelesh Gupta 3

... Multiplying a variable by a group of identified constant coefficients may be a common operation in several digital signal process (DSP) algorithms. Compared to alternative common operations in ...

6

A Novel Argument to Use 8-BIT Media Processor for Low Power VLSI Design

A Novel Argument to Use 8-BIT Media Processor for Low Power VLSI Design

... The proposal of this paper is that once a VHDL or a Verilog code is designed for any media processing [8] application, its Xilinx synthesis report is converted to transistor level net list by careful observation. This ...

6

1.
													Design of ultra low-power 16-bit carry select adder using fully symmetrical bridge style circuit

1. Design of ultra low-power 16-bit carry select adder using fully symmetrical bridge style circuit

... The speed of the digital adder mostly determined by the amount of time required to propagate the carry through adder also called as propagation delay.This delay is different in different types of adders.CSLA is ...

7

Dual-quality 5:2 compressors for utilizing in dynamic accuracy configurable multipliers

Dual-quality 5:2 compressors for utilizing in dynamic accuracy configurable multipliers

... Cong Liu, et al (2014), [2] Approximate circuits have been considered for error-tolerant applications that can tolerate some loss of accuracy with improved performance of energy efficiency. Multipliers are arithmetic ...

9

Design and Implementation of MCM based Block FIR Filter for the Application ECG Noise Filtering

Design and Implementation of MCM based Block FIR Filter for the Application ECG Noise Filtering

... Filtering of ECG signal is very important because noisy ECG signal can mask some important features of the Electrocardiogram (ECG). Hence the filters are necessary to remove this noise for proper analysis ...

6

Investigations of Retrodirective Array Transponders.

Investigations of Retrodirective Array Transponders.

... In recent years, many RF/Microwave systems have been designed that are imple- mented using the directed beam forming capability. These systems are used for various military and civilian communication applications. These ...

49

Show all 10000 documents...

Related subjects