low voltage design technique
Low Voltage and Low Power Divide-By- 2-3 Counter Design Using Pass Transistor Logic Circuit Technique
... counter design for low supply voltage and low power consumption applications is ...proposed design is sustainable to low operations (531 MHz at ...
11
DESIGN OF 1024*16 CM8 ULTRA LOW VOLTAGE SRAM WITH SELF TIME POWER REDUCTION TECHNIQUE
... Memory timing circuits need a delay element which tracks the bitline delay but still provide a large swing signal which can be used by the subsequent stages of the control logic. The key to building such a delay stage is ...
5
1. design of low voltage, low power and high speed logic gates using modified gdi technique
... very low voltage ...Mod-GDI technique requires less power dissipation, low propagation delay and less ...very low supply ...includes design and fabrication of more complex ...
10
DESIGN OF REDUCED POWER CONSUMPTION IN LOW VOLTAGE DROPOUT REGULATOR
... constant voltage source is replaced withthe constant current source to charge and discharge the output load ...switching technique compromises the least energy dissipation in PMOS network and reclaims the ...
5
Adaptive Error Correction Techniques in Pipelines for Low Voltage Design
... Another way to increase the scope for voltage scaling is the reduction of timing margins, which is a technique that has attracted a lot of attention in recent years. The standard method of dealing with ...
12
A Proposed 0.4V Bulk Driven CMOS Inverter
... The design incorporates biasing the bulk of NMOST and PMOST using bulk driven technique which reduced the supply voltage, power dissipation and threshold voltage in a large variation as ...
6
Design and Analysis of a 0.4V 1.08mW 12GHz High-Performance VCO in 0.18μm CMOS (Invited Paper)
... of low voltage and low dc power are the trend for ...CMOS voltage-controlled oscillators with operation frequencies up to X band were reported ...Q-enhancement technique for large ...
7
Design of a Capacitor-less Low Dropout Voltage Regulator
... dropout voltage) Low dropout voltage regulator is successfully designed and implemented using 90nm CMOS technology ...compensation technique there is a decrease in the dropout ...output ...
5
DESIGN AND IMPLEMENTATION OF A LOW VOLTAGE LOW POWER DOUBLE TAIL COMPARATOR
... This technique is very suitable for very-low power clocked and continuous time circuits such as level shifters, Op- amp and ...comparators. Design of a 10-bit supply boosted (SB) SAR ADC is presented ...
7
Design and Simulation of a Low-Voltage Low-Offset Amplifier
... cancellation technique that uses an asymmetrical differential input circuit with active DC offset rejection circuit has been ...offset voltage is less than 80μV in entire operating voltage ...
6
Design of Low Power Half Adder Using Adaptive Voltage Level (AVL) Technique
... Adaptive Voltage Level technique the power consumption can be reduced from the conventional half adder ...supply voltage value ...Adaptive Voltage Level at Supply (AVLS) ...
8
Design of Low Voltage CMOS OTA Using Bulk - Driven Technique
... In this paper a low voltage OTA using bulk-driven input differential pair is presented. The circuit is simulated in 90-nm standard CMOS process using Cadence EDA software. The methodology utilized a source ...
9
Image quality and radiation dose of dual-source CT cardiac angiography using prospective ECG-triggering technique in pediatric patients with congenital heart disease
... tube voltage reduction and prospective- gating sequential scanning ...triggering technique is that X-ray exposure only occurs during the selected cardiac phase rather than throughout the entire cardiac ...
7
A 0 5V low power single stage folded cascode amplifier for bio signals
... A typical low amplitude low frequency bio signal is ECG and this signal is processed through low pass filter having large time constant. Usually a filter with less than 300Hz cut off frequency is ...
6
Design of Low Power Low Voltage Circuit using CMOS Ternary Logic
... a low power and high performance Standard Ternary Inverter for CMOS technology has been ...proposed design has been examined and simulated by using Synopsys HSPICE ...
8
Design of Low Voltage, Low Power (IF) Amplifier Based On MOSFET Darlington Configuration
... proposed design such as bandwidth, gain bandwidth product, input/output noises and noise figure (NF) are improved in proposed (IF) ...the low total output noise is 12 nV Hz with ...
7
Analytical design of low voltage DC micro grid system
... previously. Low voltage direct current (LVDC) levels are proposed and charactized to obtain the optimal design of the DC grid ...of voltage, current and power which occur in ...
8
DVR Based On Fuel Cell: An Innovative Back-Up System
... Case IV: A three-phase fault is created at point X via a resistance of 0.40 Ω which results in a voltage sag of 29%. Transition time for the fault is considered from 0.4 sec to 0.6 sec as shown in Fig.14. The ...
6
Design And Development Of An Ultra-Low Power CMOS Voltage Regulator
... as low power LDO or high power ...current. Low power LDO are those consuming low current within themselves when no load is ...how low power is the LDO. Most portable applications require ...
24
A review of design criteria for low voltage DC distribution stability
... Much of the work on the stability of DC distribution systems relates to the CPL effect of compact DC networks in marine and aerospace applications. The research in this field has been led by Hodge and Flower in the U.K. ...
6