THE FLOATING POINT UNIT MC68882
Programming With the x87 Floating- Point Unit
44
Cortex -A7 Floating-Point Unit
25
Configurable Floating-Point Unit for the SHMAC Platform
133
Architectural design of 8 bit floating point multiplication unit
5
An efficient IEEE754 compliant floating point unit using verilog
68
Design and Analysis of High Performance Floating Point Arithmetic Unit
5
A Low Power Design Of Floating Point Multiply Add Unit
5
Optimised Delay and Area Efficient Floating Point Arithmetic Unit
7
IEEE 754 compliant floating point fused add sub unit
5
Design of a Pipelined 32 Bit MIPS Processor with Floating Point Unit
5
Improved architecture for floating-point four-term dot product unit
7
Development of a RISC-V-Conform Fused Multiply-Add Floating-Point Unit
11
IEEE 754 Single Precision Floating Point Arithmetic Unit Using VHDL
7
Design High Speed Doubles Precision Floating Point Unit Using Verilog
10
Design and Analysis of a Floating Point Fused Multiply Add Unit using VHDL
8
Design and Implementation of IEEE 754 Addition and Subtraction for Floating Point Arithmetic Logic Unit
7
IMPLEMENTATION OF HIGH SPEED DOUBLE PRECISION FLOATING POINT UNIT ON FPGA USING VHDL
9
Design of Floating Point Adder/Subtractor and Floating Point Multiplier for FFT Architecture Using VHDL
8
Equivalence Checking a Floating-point Unit against a High-level C Model (Extended Version)
14
Implementation of Optimized Floating Point Arithmetic Unit on Reconfigurable Logic Sonam Pardhi, Nitesh Dodkey
8