Architecture and Memory
Secure Object Stores (SOS): Non-Volatile Memory Architecture for Secure Computing
... SOS’ architecture makes memory protection more efficient and robust than page boundaries offered by traditional memory protection ...primary memory protection ...
6
Performance Analysis of On-Chip Memory Architecture Exploration of Embedded Processor
... data memory organization addresses the following problem: given a certain amount of on- chip memory space, partition this into data cache and scratch pad memory so that the total access time and ...
13
Lossless Implementation of NAND Flash Memory Architecture Using MERGE Scheme
... distributed memory architecture is based on having multiple data compression and decompression engines working independently on different data at the same ...in memory distributed to each ...Parallel ...
11
Efficient Memory Architecture Design for Emerging Technologies.
... non-volatile memory can provide higher density than DRAM and non-volatility at latencies competitive with the ...computer architecture community by their massive ...system architecture (HSA) [Kyr12] ...
126
A Novel Processing-In-Memory Architecture for Dense and Sparse Matrix Multiplications
... and memory gap, unique and novel archit- ecture solutions are ...the memory. In this work, a novel Processing-in-Memory architecture is proposed which uses simple, reconfigurable logic to ...
78
A scalable and reconfigurable shared memory architecture for large scale graphics applications
... and memory. When implemented on a parallel architecture, the memory needs to be frequently accessed by the concurrently operating ...highly-parallel architecture and for ray-tracing ...
191
Pipeline architecture for fast decoding of bch codes for nor flash memory
... The Bose-Chaudhuri-Hocquenghem (BCH) codes form a class of random error correcting cyclic codes capable of multiple error correction. This paper develops a new high throughput error correction mechanism for NOR flashe ...
8
A Programmable Time Measurement Architecture for Embedded Memory Characterization
... measurement architecture that facilitates memory ...measurement architecture that can measure rise time, fall time, pulse width and propagation delay time measurements without the need of additional ...
6
War against architecture, identity and collective memory
... targeted memory and identity, systemic demolition of some buildings, architectural heritage, and landmarks occurred and sometimes urban areas were removed ...cultural memory at the community or people’s ...
6
A Rule Chaining Architecture Using a Correlation Matrix Memory
... The graphs in Fig. 3 are contour plots showing the recall error rates for the ARCA architecture for a given depth of search tree and memory requirement. They clearly demonstrate that the ARCA system is ...
9
Investigations on Implementation of Ternary Content Addressable Memory Architecture in SPARTAN 3E FPGA
... the memory structure and hierarchy to fit the design and also require more ...addressable memory is proposed by ...the memory architecture in order to achieve high ...Special memory ...
6
Operation Status Monitoring and Analysis Based on the Architecture of Stream Computing and Memory Computing
... HANA memory computing platform to monitor and analyze real-time ...system architecture of streaming computing and memory computing is better than traditional data analysis ...
9
Memory is the Foundation of the Future. Holocaust Museums Memory Construction through Architecture and Narrative, Yad Vashem and the Jewish Museum in Berlin.
... individual memory as they suffered Nazi persecution and Soviet regime (competing ...complex memory dynamics that are strongly related to processes of appropriation of national heritage, as well as the ...
66
Figure 1: Network architecture and distributed (shared-nothing) memory.
... by running a real execution of the disk access pattern. Consider for a moment that only a single machine is available. In this situation, there is no distinction between a client ma- chine and the central broker (i.e., ...
9
A NEW ARCHITECTURE FOR ENTERPRISE APPLICATION SOFTWARE BASED ON IN-MEMORY DATABASES
... LFA1 SKA1 Cost Center CSKS BKPF Accounting Document Header BSEG Accounting Line Items KNC1 LFC1 GLT0 COSP Views with on-the-fly Aggregations BSAK BSIK BSAS BSIS BSID BSAD. COBK COEP BSET[r] ...
23
Architecture Support for Operating System Survivability and Efficient Bulk Memory Copying and Initialization
... In the kernel, in theory the printk function can be invoked without specifying the format string, which exposes it to the format string vulnerability. In practice such vulnerabilities rarely exist. This is because printk ...
131
A versatile, scalable, and open memory architecture in CMOS 0.18 μm
... Figure 2.7: Block Diagram of the RALUT, with n Address Bits, m Output Bits, and k Rows Range addressable lookup tables, or RALUTs, function very similarly to the LUTs described in the [r] ...
133
GPU Memory Architecture Optimization.
... the memory subsystem, implying a longer latency for a request to be served by L2 cache or ...lengthened memory access latency and performance degradation for the three ...shorter memory access ...
108
Scalable Digital Architecture of Hierarchical Temporal Memory Spatial Pooler
... the memory sequentially, the updated permanence values for the synapses are calculated and written ...two memory reads to fetch a permanence value from the BRAM, first read occurs during the overlap phase ...
76
A High Performance Decimal Matrix Code Architecture for Improved Reliable Memory
... In the proposed scheme, the circuit area of DMC is minimized with reusing its encoder. This is calling the ERT. The ERT can decrease the area overhead of DMC without disturbing the entire encoding and decoding processes. ...
7