high performance memory architecture
Design of High Performance Master/Slave Memory Controller with AHB Architecture Pemma Ramya & Venkata Rao Param
... A processor needs to interact with other processors, memories or input/output (I/O) devices to complete a task. Currently, bus systems are used to interconnect the intellectual property (IP) blocks. The current research ...
5
High Performance Cache Architecture Using Victim Cache
... Cache memory is used to increase data transfer ...cache memory, as the size of cache memory is very small as compared to RAM and main ...cache memory this causes cache miss in cache ...cache ...
9
MIPS Integrated Architectural Memory Design Synthesis for Low Power Embedded Devices
... local memory architecture of a clustered accelerator using a phase- ordered ...advanced memory structure, such as smart buffer, that require recovery of additional high-level information about ...
11
Performance Analysis of On-Chip Memory Architecture Exploration of Embedded Processor
... the memory bank assignment problem – determine an optimal banking structure (number of banks) and determine the assignment of each array variable into the banks such that the number of page misses is ...the ...
13
A High-Performance Geospatial Architecture for Geosimulations.
... when high-resolution data is used for the simulation in the ...of high-resolution data on execution time is more prominent in the FUTURES-Static approach due to the high I/O overhead incurred by the ...
106
High Performance Hybrid Information Service Architecture
... The proposed system differs from previous metadata discovery architectures as described below. Firstly, it supports both distributed and centralized paradigms in one hybrid architec- ture by linking publish-subscribe ...
25
GPU Memory Architecture Optimization.
... the memory subsystem, implying a longer latency for a request to be served by L2 cache or ...lengthened memory access latency and performance degradation for the three ...as high as 123 for ...
108
Improve Performance of ZTCAM Architecture
... the memory is mainly faced by the users these ...special memory type that takes search word as input & out-produces address of that word that is stored over data ...associated memory blocks. In ...
6
Highly Productive HPC on Modern Vector Supercomputers: Current and Future
... Architecture design of high-performance vector cores connected to an advanced memory subsystem at a high sustained bandwidth. • find a good balance between computing[r] ...
36
A High Performance Decimal Matrix Code Architecture for Improved Reliable Memory
... The contribution of this paper is a novel decimal matrix code (DMC) based on divide-symbol is implemented to provide enhanced memory reliability. The implemented DMC utilized decimal algorithm (decimal integer ...
7
Memory Architecture Design for High-End Multiprocessors
... corresponding memory and communication architectures must be compatible (match each other) in respect to bandwidth ...communication architecture cannot be realized using the traditional NoC or bus ...
8
High Performance VLSI Architecture of NII Metric Compression Turbo Decoding Architecture
... A beginning NII metric putting away plan has been proposed for lessening the memory ordinant transcriptions of turbo decoders. By putting away the exact reaches rather than the individually compressed metrics, the ...
6
APPLICATION OF CELLULAR AUTOMATA FOR MODELING AND REVIEW OF METHODS OF MOVEMENT OF A GROUP OF PEOPLE
... Architectural patterns have always helped to build a testable, manageable and optimized software performance. It usually helps modularize the software so that each component is separated and handles a single ...
15
Performance analysis of general purpose and digital signal processor kernels for heterogeneous systems-on-chip
... today's high-performance and computational intensive systems for ...a high degree of flexibility and highest computational capabilities have to be ...the performance of programmable processor ...
5
An Open Source Memory-Centric Distributed Storage System
... (slow writes).. Tachyon Memory-Centric Architecture.. Tachyon Memory-Centric Architecture.. Lineage in Tachyon.. 1) Eco-system:. Enable new workload in any storage;[r] ...
55
Optimised ASIC Ready FPGA Design
... Optimizing a design for a certain platform will always include tradeoffs between many parameters such as performance, area, flexibility, and development time. However if the initial design is optimized with an ...
6
Context-Aware Network Security
... trade-off memory requirements for run-time rule ...a high performance and memory efficient packet inspection strategy that matches the ...use memory for high performance, ...
113
High-performance Architecture of Network Intrusion Prevention Systems
... Traffic can be directed to host CPU applications via the Netronome Packet Access (zero copy) API. This API minimizes kernel mode to user mode transitions and data copying, thereby improving performance. A modified ...
5
MCM Based FIR Filter Architecture for High Performance
... FINITE impulse response (FIR) filters are of great importance in digital signal processing (DSP) systems since their characteristics in linear-phase and feed- forward implementations make them very useful for building ...
6
HIGH SPEED AND LOWER HARDWARE COMPLEXITY VLSI ARCHITECTURE FOR LIFTING BASED DISCRETE WAVELET TRANSFORM
... ABSTRACT—A high speed and lower hardware complexity 2-D discrete wavelet transform architecture has been ...Folded architecture method has been adopted. In the proposed architecture, ...
7