• No results found

high-speed circuit simulation

Design and Simulation of Parallel CRC Generation Architecture for High Speed Application

Design and Simulation of Parallel CRC Generation Architecture for High Speed Application

... The diagram shows four flip-flops connected to form a input output shift register. At arrival of a clock pulse, data at the D input of each flip-flop is transferred to its Q output. First, the contents of the register ...

7

Simulation of interconnections in high speed integrated circuits

Simulation of interconnections in high speed integrated circuits

... the circuit (figure ...output circuit of a stage or part of the input circuit of the next stage (Miller ...the circuit as usable components, compensated for, or simply ...

259

High Speed and Low Power Dynamic Latched Comparator for PTL Circuit Applications

High Speed and Low Power Dynamic Latched Comparator for PTL Circuit Applications

... systems. Speed and resolution are two important factors which are required for high speed ...on-chip high-speed dynamic latched comparator for high frequency signal ...and ...

10

ABSTRACT: The interference with the track circuit signal is more and more complex under the condition of high-speed and

ABSTRACT: The interference with the track circuit signal is more and more complex under the condition of high-speed and

... track circuit signal, which can identify the track circuit signal correctly and remove the harmonic interference signal of in-band effectively to prevent harmonic ...The simulation results show that ...

15

A Parallel Circuit Simulator for Iterative Power Grids Optimization System

A Parallel Circuit Simulator for Iterative Power Grids Optimization System

... proposed simulation algorithm adopts fixed point ...processing speed as the integer operation, and has an advantage of area-effi- ciency when implementing on ...The simulation part computes the ...

8

The Analysis and Experimental Investigation of Electromagnetic Characteristics on High Speed Circuit PDN with Multislots

The Analysis and Experimental Investigation of Electromagnetic Characteristics on High Speed Circuit PDN with Multislots

... with high reliability and high integration. High-speed interconnect effects such as signal integrity (SI), power integrity (PI) and electromagnetic compatibility (EMC) have become the dominant ...

10

High Speed Noise Tolerant Domino Circuit For Wide Fan in AND OR Gates

High Speed Noise Tolerant Domino Circuit For Wide Fan in AND OR Gates

... mirror circuit can be shared for all the logic gates in the ...mirror circuit minimizes the delay of the circuit (delay in the order of pico seconds) by minimizing the effect of charge ...This ...

7

DESIGN AND SIMULATION OF RADIX-8 BOOTH ENCODER MULTIPLIER FOR SIGNED AND UNSIGNED NUMBERS

DESIGN AND SIMULATION OF RADIX-8 BOOTH ENCODER MULTIPLIER FOR SIGNED AND UNSIGNED NUMBERS

... offer high speed, low power consumption and lesser ...various high speeds, low power compact VLSI ...and speed are always traded ...and simulation of Radix-8 Booth Encoder multiplier ...

10

High Performance Low Delay 10T Full Adder

High Performance Low Delay 10T Full Adder

... ABSTRACT: High Performance Low Power 10T Full Adder (FA) is presented in this ...overall speed of the system. So improving the performance of the 1-bit FA circuit is a significant ...FA ...

6

A Survey on Low-Power High Speed Full Adder Circuit in DSM Technology

A Survey on Low-Power High Speed Full Adder Circuit in DSM Technology

... the simulation results are analyzed to verify the superiority of the design over the existing ...of circuit is ...adder circuit and find the merits and demerits of the adder circuit for ...

6

PERFORMANCE ANALYSIS OF HIGH SPEED CMOS FULL ADDER CIRCUIT FOR LOW VOLTAGE VLSI CIRCUIT DESIGN IN NANOMETER.

PERFORMANCE ANALYSIS OF HIGH SPEED CMOS FULL ADDER CIRCUIT FOR LOW VOLTAGE VLSI CIRCUIT DESIGN IN NANOMETER.

... Adder circuit designs for power consumption, delay, PDP at different frequencies viz 10 MHz, 200 MHz and 1 ...the simulation results are analyzed to verify the existing ...adder circuit is ...

7

Efficient Macromodeling and Fast Transient Simulation of High Speed Distributed Interconnects

Efficient Macromodeling and Fast Transient Simulation of High Speed Distributed Interconnects

... domain simulation of interconnect networks with nonlinear drivers and ...macromodeling high speed interconnects using lumped or Loewner modeling linear networks become large matrices making time ...

93

A High Speed Latched Circuit for Flash ADC

A High Speed Latched Circuit for Flash ADC

... The circuit arrangement proposed in this paper exhibits high speed, moderate power dissipation and low offset voltage as demanded by flash analog to digital ...The simulation of the latch ...

5

Simulation and Analysis of Hybrid Magnetic Bearing for High Speed Spindles

Simulation and Analysis of Hybrid Magnetic Bearing for High Speed Spindles

... ABSTRACT: The analytical derivation of the forces in a Hybrid magnetic bearing is described and the initial parameter design is done with magnetic circuit. From the initial parameter the permanent magnet is ...

7

A Survey on Different Domino Logic circuit Design for High-Performance and Leakage-Tolerant

A Survey on Different Domino Logic circuit Design for High-Performance and Leakage-Tolerant

... for high high speed ...RAMs, high speed micro-processors and other high speed ...their high performance, dynamic logic circuit has high noise and ...

6

Transients in Ultra-High-Speed Generators of Micro-Sized Gas Turbines

Transients in Ultra-High-Speed Generators of Micro-Sized Gas Turbines

... short circuit mode, as seen from the simulation results, the power increases 8 ...short circuit mode increased to 64 ...short circuit and a ...

11

A Efficient Technique For Low-Power High
Speed Adder Circuit Design in DSM
Technology

A Efficient Technique For Low-Power High Speed Adder Circuit Design in DSM Technology

... in high performance digital systems, such as microprocessors and digital signal processors because of high integration density and the high clock ...the simulation results are analyzed to ...

7

Implementation of Low Power Flash ADC using Adiabatic Logic based Double Tail Comparator

Implementation of Low Power Flash ADC using Adiabatic Logic based Double Tail Comparator

... stage the circuit discharges according to the supply. Working of modified dynamic double tail comparator in both reset and comparison phase is similar as the double tail comparator. At the beginning of the ...

7

EMI reduction on high speed PCB using electromagnetic bandgap structure

EMI reduction on high speed PCB using electromagnetic bandgap structure

... Controlling emissions and interferences have become a necessity in the design and manufacture of electronic devices for both civilian and military use. It is more cost effective to design a product with suppression ...

40

Propagation of high speed digital signals in printed circuit board systems - phase I

Propagation of high speed digital signals in printed circuit board systems - phase I

... This working paper reports on preliminary printed circuit board measurements comparing printed circuit boards with solid and with lattice ground and supply planes, initial developments o[r] ...

128

Show all 10000 documents...

Related subjects