• No results found

high-speed circuit technology

A Survey on Low-Power High Speed Full Adder Circuit in DSM Technology

A Survey on Low-Power High Speed Full Adder Circuit in DSM Technology

... adder circuit also demands for simultaneous generation of the sum and carry output to reduce glitches in the lower stages of the full ...and high speed devices and various logic styles have been ...

6

A Methodology for Cell Merging Circuit Transformation on Post-placement High Speed Design

A Methodology for Cell Merging Circuit Transformation on Post-placement High Speed Design

... In this paper, we present a new circuit transformation algorithm for post-placement netlist and timing optimization. The proposed algorithm optimizes the post-placement netlist base on the placement-based timing ...

6

LOW-POWER HIGH-SPEED CIRCUIT DESIGN FOR VLSI MEMORY SYSTEMS

LOW-POWER HIGH-SPEED CIRCUIT DESIGN FOR VLSI MEMORY SYSTEMS

... future high-performance LSIs predicted by SIA ...mainstream technology is shrunk down to 22nm gate length, the maximum on-chip clock frequency is 29GHz, microprocessor power is 288W with ...

11

High Speed Noise Tolerant Domino Circuit For Wide Fan in AND OR Gates

High Speed Noise Tolerant Domino Circuit For Wide Fan in AND OR Gates

... domino circuit is used to design a low leakage, high speed wide fan-in ...of high performance modules in modern ...wide high-speed OR and AND–OR gates in ...14nm high ...

7

PERFORMANCE ANALYSIS OF HIGH SPEED CMOS FULL ADDER CIRCUIT FOR LOW VOLTAGE VLSI CIRCUIT DESIGN IN NANOMETER.

PERFORMANCE ANALYSIS OF HIGH SPEED CMOS FULL ADDER CIRCUIT FOR LOW VOLTAGE VLSI CIRCUIT DESIGN IN NANOMETER.

... the technology scaling reduces the gate oxide thickness and the gate length thereby increasing the transistor density and also reduces the ...Adder circuit designs for power consumption, delay, PDP at ...

7

High Speed Test Interface Module Using MEMS Technology

High Speed Test Interface Module Using MEMS Technology

... The buffer ICs are located next to the device under test or below the PCB text fixture as shown in Fig. 2.5. These ICs function as a local interface circuit reducing the distance between the DUT and the PE board. ...

146

An Improved Low Power, High Speed CMOS Adder Design for Multiplier

An Improved Low Power, High Speed CMOS Adder Design for Multiplier

... adder circuit for high speed and low power applications is proposed in this paper at 90 nm technology node with supply voltage ...carry circuit separately. The adder circuit ...

5

Low-Power High Speed 1-bit Full Adder Circuit Design

Low-Power High Speed 1-bit Full Adder Circuit Design

... and speed has become the most important aspects of the integrated ...submicron technology, reduction in power consumption requires the lowering the supply voltage which results in increased circuit ...

6

Efficient Implementation of Fault Coverage Circuit for High Speed and Low Power Applications

Efficient Implementation of Fault Coverage Circuit for High Speed and Low Power Applications

... Very-large-scale integration (VLSI) is the process of creating integrated circuits by combining thousands of transistor- based circuits into a single chip. VLSI began in the 1970s when complex semiconductor and ...

6

DESIGN AND SIMULATION OF RADIX-8 BOOTH ENCODER MULTIPLIER FOR SIGNED AND UNSIGNED NUMBERS

DESIGN AND SIMULATION OF RADIX-8 BOOTH ENCODER MULTIPLIER FOR SIGNED AND UNSIGNED NUMBERS

... in technology, various techniques have been proposed to design multipliers, which offer high speed, low power consumption and lesser ...various high speeds, low power compact VLSI ...and ...

10

The Analysis and Experimental Investigation of Electromagnetic Characteristics on High Speed Circuit PDN with Multislots

The Analysis and Experimental Investigation of Electromagnetic Characteristics on High Speed Circuit PDN with Multislots

... electronic technology, electronic products are developing towards lightweight, miniaturization, multifunction, with high reliability and high ...integration. High-speed interconnect ...

10

Design of Multioutput High Speed Adder Using Domino Circuit

Design of Multioutput High Speed Adder Using Domino Circuit

... of high-performance modules such as multiple bit adders, subtractors, multipliers, comparators, multiplexers, registers, etc in modern VLSI microprocessors ...fabrication technology along with the shrinking ...

9

A Efficient Technique For Low-Power High
Speed Adder Circuit Design in DSM
Technology

A Efficient Technique For Low-Power High Speed Adder Circuit Design in DSM Technology

... larger circuit into smaller sub-circuits and each sub-circuit is optimized using various logic design ...adder circuit is shown in ...adder circuit is divided into three modules and these ...

7

VLSI IMPLEMENTATION OF AN ANALOG MULTIPLIER FOR MODEM

VLSI IMPLEMENTATION OF AN ANALOG MULTIPLIER FOR MODEM

... Power, High Speed and High Linearity-CMOS Analog Multiplier for Modem is ...multiplier circuit is implemented in 180nm technology with minimum transistor sizes ...for high ...

8

A High Speed Latched Circuit for Flash ADC

A High Speed Latched Circuit for Flash ADC

... The circuit arrangement proposed in this paper exhibits high speed, moderate power dissipation and low offset voltage as demanded by flash analog to digital ...comparator circuit was carried ...

5

ABSTRACT: The interference with the track circuit signal is more and more complex under the condition of high-speed and

ABSTRACT: The interference with the track circuit signal is more and more complex under the condition of high-speed and

... The traction current and frequency shift signal current are transmitted through the rail, the traction current not only includes 50HZ and DC components, but also has the harmonic components, which frequencies are integer ...

15

Voltage comparison based high speed and low power domino circuit for wide fan-in gates

Voltage comparison based high speed and low power domino circuit for wide fan-in gates

... the circuit to be ...proposed high speed voltage examination procedure transistor M6 is expelled to show signs of improvement speed and power-delay-item with diminished number of all out ...

9

High Performance Low Delay 10T Full Adder

High Performance Low Delay 10T Full Adder

... its output is “0” and when both inputs are opposite, then its output is “1”. Intermediate node Z is simply the sum of input A and B. And transistors N3, N4, P3 and P4 are also act as EXOR gate for the input Z and C. So ...

6

EMI reduction on high speed PCB using electromagnetic bandgap structure

EMI reduction on high speed PCB using electromagnetic bandgap structure

... In high-speed digital circuits, the flow of the time-varying currents through vias between in multi-layer PCB design, result in radiations as well as switching noise (SSN) which is often induced in such ...

40

Low Power High Speed Complex Multiplier in 45nm Technology

Low Power High Speed Complex Multiplier in 45nm Technology

... ABSTRACT: Low power consumption and high speed with compact size in digital devices are foremost necessity of today. FFT algorithm places an essential role while composing digital signal processing. This ...

5

Show all 10000 documents...

Related subjects