• No results found

high speed/low power digital circuits

Application of Reversible Logic in Implement of High Speed Low Power Combinational and Sequential Circuits

Application of Reversible Logic in Implement of High Speed Low Power Combinational and Sequential Circuits

... Energy loss is a vital thought in digital circuit style. a district of this downside arises from the technological non quality of switches and materials. the opposite a part of the matter arises from Landauer's ...

7

DESIGN HIGH SPEED LOW POWER COMBINATIONAL AND SEQUENTIAL CIRCUITS USING REVERSIBLE DECODER

DESIGN HIGH SPEED LOW POWER COMBINATIONAL AND SEQUENTIAL CIRCUITS USING REVERSIBLE DECODER

... of digital circuits can be enhanced using reversible gates and have compared N-bit ripple carry reversible adder, Comparators, D Flip-Flop and Ring counter with an irreversible design styles in terms of ...

5

Design and Analysis of a Novel Electromagnetic Bandgap Structure for Suppressing Simultaneous Switching Noise

Design and Analysis of a Novel Electromagnetic Bandgap Structure for Suppressing Simultaneous Switching Noise

... the high impedance ...the power and ground ...the power plane with bridges between adjacent ...The power plane with L- bridged coplanar EBG structure provides a 4 GHz bandwidth for SSN ...

11

Sigma Delta Modulators: A Review

Sigma Delta Modulators: A Review

... a high signal-to-noise ratio ...from low frequency instrumentation to high-speed communication circuits ...lower power consumption, wider input signal bandwidth and implicit ...

9

Digital Ultra Low Voltage High Speed Logic

Digital Ultra Low Voltage High Speed Logic

... Low power is becoming more and more crucial and in many aspects becoming the number 1 priority when de- signing new ...Ultra low voltage CMOS is an approach for producing very low-power ...

5

Low Power & High Speed Optimization with hybrid Multibit Flip –Flops and Look Ahead Clock gating for VLSI Circuits

Low Power & High Speed Optimization with hybrid Multibit Flip –Flops and Look Ahead Clock gating for VLSI Circuits

... reduce power consumption in a digital ...logic circuits that functional operations are not performed during specified time ...is high and this is an active period. In slumber period, the ...

9

Adiabatic Logic Circuits for Low Power,  High Speed Applications

Adiabatic Logic Circuits for Low Power, High Speed Applications

... lower power dissipation and high levels of ...ultra-low power has made researchers search for techniques to recover or recycle energy from the ...of power dissipation in digital ...

8

Design of Multiplier and Divider Using Reversible Logic Gates with Vedic Mathematical Approach

Design of Multiplier and Divider Using Reversible Logic Gates with Vedic Mathematical Approach

... of Digital signal processing or ...Divider circuits includes the adders and ...of Digital Signal Processing are High Speed, Low Power and Small ...the Power ...

12

Low Power BIST based Multiplier Design and Simulation using FPGA

Low Power BIST based Multiplier Design and Simulation using FPGA

... integrated circuits in t he day-to-day useful electronic gadgets is the driving force for the development of low power designs of configurable hardware ...designs. High speed and ...

6

A Review on Low Power Compressors for High Speed Arithmetic Circuits

A Review on Low Power Compressors for High Speed Arithmetic Circuits

... features high speed and low-power ...excellent power efficiency 4-2 and 5-2 compressor cells based on CMOS process technology has been developed for implementing high ...

6

THE DESIGN OF HIGH PERFORMANCE THREE INPUT XOR GATE BASED ON COMPOUND GATE METHODOLOGY

THE DESIGN OF HIGH PERFORMANCE THREE INPUT XOR GATE BASED ON COMPOUND GATE METHODOLOGY

... arithmetic circuits [6]. The efficient realization of high Fan-in XOR gate defines the performance of digital circuits like adders, magnitude comparators ...achieve low power and ...

5

Performance Analysis of CMOS and GDI Comparators

Performance Analysis of CMOS and GDI Comparators

... portable digital applications, the demand for increasing speed, compact implementation and low power dissipation triggers numerous research ...logic circuits, once based on traditional ...

5

Low Power High Speed Dynamic Comparator

Low Power High Speed Dynamic Comparator

... Comparators are fundamental building block for Analog-to-Digital converters and regulators. ADC’s are used in many applications such as data storage systems, fast serial links, high speed ...

5

A Novel Design of Hybrid 2 Bit Magnitude Comparator

A Novel Design of Hybrid 2 Bit Magnitude Comparator

... dissipate low power in order to conserve battery life and meet packaging reliability ...Consequently power consumption is a dramatic problem for all integrated circuits designed ...thus ...

6

Minimization Leakage Current of Full Adder
Using Deep Sub-Micron CMOS Technique

Minimization Leakage Current of Full Adder Using Deep Sub-Micron CMOS Technique

... introduced low leakage 10T one-bit full adders cells are proposed for mobile ...and circuits techniques, the analysis with leakage ...leakage power and area to minimize leakage ...reduced ...

7

ELECTRONIC INFORMATION SHARING BETWEEN PUBLIC UNIVERSITIES AND MINISTRY OF 
HIGHER EDUCATION AND SCIENTIFIC RESEARCH: A PILOT STUDY

ELECTRONIC INFORMATION SHARING BETWEEN PUBLIC UNIVERSITIES AND MINISTRY OF HIGHER EDUCATION AND SCIENTIFIC RESEARCH: A PILOT STUDY

... Several digital DLL architectures are presented and discussed. Increased clocking system complexity, process variation, and wider supply voltage ranges are making DLL much more prevalent today. In this review, we ...

7

A Low Power VLSI Design of an All Digital Phase Locked Loop

A Low Power VLSI Design of an All Digital Phase Locked Loop

... for low frequency range has been performed, in view its applications in various fields like wireless communication, biomedical etc, which require a low power, high speed and small ...

5

Low Power and High Speed 4-Bit Flash Analog to Digital Converter Using Dynamic Latch Comparator Technique

Low Power and High Speed 4-Bit Flash Analog to Digital Converter Using Dynamic Latch Comparator Technique

... In order to prevent this, flash ADC with multiplexing scheme is proposed. The flash ADC with modified structure has reference voltages to comparators, these reference signals are provided through multiplexers. This type ...

6

A Novel Design of Hybrid 2 Bit Magnitude Comparator

A Novel Design of Hybrid 2 Bit Magnitude Comparator

... dissipate low power in order to conserve battery life and meet packaging reliability ...Consequently power consumption is a dramatic problem for all integrated circuits designed ...thus ...

6

Review on Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier

Review on Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier

... swahiji. Vedic is a word obtained from the word “Veda” and its meaning is “store house of all knowledge”. Vedic mathematics mainly consists of the 16 sutras which it can be related to the different branches of ...

5

Show all 10000 documents...

Related subjects