• No results found

low power analog design

Design of High-Performance Pipeline Analog-to-Digital Converters in Low-Voltage Processes

Design of High-Performance Pipeline Analog-to-Digital Converters in Low-Voltage Processes

... many analog applications, a lower supply voltage is a crippling design limitation this is especially true for ADC designs whose accuracy directly depends on the power of the input ...high-voltage ...

11

Design of Low Voltage, Low Power FGMOS Based Voltage Buffer, Analog Inverter and Winner Take All Analog Signal Processing Circuits

Design of Low Voltage, Low Power FGMOS Based Voltage Buffer, Analog Inverter and Winner Take All Analog Signal Processing Circuits

... Buffer, Analog Inverter and Winner-Take-All (WTA) ...have low power ...and analog inverter and maximum power dissipation of ...buffer, analog inverter and WTA circuits, ...in ...

10

Analysis and design of a low power ADC

Analysis and design of a low power ADC

... as power source. Nevertheless both of them bring a demand for low power consumption to the ...to design a low power analog to digital converter in ...‘low ...

80

Design of Low voltage Comparator for Analog to Digital Conversion

Design of Low voltage Comparator for Analog to Digital Conversion

... speed Analog To Digital Converters (ADC’s) are being has continuously pushed towards their performance limits as technology scales down and system specification become more ...ultra-low power ...

7

Reduced Comparator Flash ADC for ECG Applications

Reduced Comparator Flash ADC for ECG Applications

... between analog and digital ...with low amplitudes of 1000-10000V and low frequency of ...the design with minimum power dissipation is always the key while fabricating the integrated ...

5

130 nm low power CMOS analog multiplier

130 nm low power CMOS analog multiplier

... Processing analog signal often involves analog multiplier and the multiplier is part of system on chip ...a low power consumption is crucial ...The design also must be smaller in size. ...

7

ENERGY AWARE GRID RESOURCE ALLOCATION BY USING A NOVEL NEGOTIATION MODEL

ENERGY AWARE GRID RESOURCE ALLOCATION BY USING A NOVEL NEGOTIATION MODEL

... (ΣΔ) analog to digital ...our design uses a Miller operational transconductance amplifier topology for low power ...of power under ...

10

Look up Table Based Low Power Analog Circuit Testing

Look up Table Based Low Power Analog Circuit Testing

... The revolution and evolution in System-on-Chips (SoCs) design increases the complexity of circuit due to increase in transistor count according to the Moore’s law. In a nano space wafer, it is harder to integrate ...

10

Investigation of Low Power Sample and Hold Circuit for Analog to Digital Converter

Investigation of Low Power Sample and Hold Circuit for Analog to Digital Converter

... modified low power bootstrapped S/H circuit for medium and high-frequency ...and power consumption of the S/H circuit and the overall ...the design of bootstrapped sampling MOS switches with ...

7

Design & Simulation of Low Power Analog to Digital Converter for Medical Applications

Design & Simulation of Low Power Analog to Digital Converter for Medical Applications

... telephone transmission, cordless phones, transportation, and medical imaging. Furthermore, ADCs have found their way into systems that would normally be considered as being entirely digital as these digital systems are ...

6

Design of a wideband low-power continuous-time sigma-delta (ΣΔ) analog-to-digital converter (ADC) in 90nm CMOS technology

Design of a wideband low-power continuous-time sigma-delta (ΣΔ) analog-to-digital converter (ADC) in 90nm CMOS technology

... Design of a Wideband Low-Power Continuous-Time Sigma-Delta ( S A ) Analog-to-Digital Converter (ADC) in 90nm CMOS Technology.. by.[r] ...

152

Design and Implementation of High Performance and Low Power Mixed Logic Line Decoders

Design and Implementation of High Performance and Low Power Mixed Logic Line Decoders

... and analog to digital conversions. A mixed logic design methods for the line decoders are used to combining the transmission gate logic, pass transistor logic, and complementary metal-oxide semiconductor ...

6

Four Quadrant Analog Multiplier Based on Squarer Cells

Four Quadrant Analog Multiplier Based on Squarer Cells

... current-mode analog multiplier circuit is proposed that utilizes MOS translinear ...to design the proposed multiplier that employs CMOS transistors operating in weak inversion ...of; low power ...

5

Review in Low Power VLSI Design

Review in Low Power VLSI Design

... a power supply that is capable of recovering or recycling energy in the form of electric ...the power supplies of adiabatic logic circuits have used constant current charging (or an approximation thereto), ...

15

Design and Construction of Low Power Amplifier

Design and Construction of Low Power Amplifier

... the low frequency and high frequency of the ...output power amplifier from the audio signals. Output Power Amplifier is to amplify the audio signals and to produce the necessary amount of ...

5

Low-Power Video Codec Design

Low-Power Video Codec Design

... There should be different architecture mapping strategies for different styles of operations. The design goal is to process these video stream data smoothly and seamlessly. For a general-purpose processor, it is ...

5

Low-Power Design for Embedded Processors

Low-Power Design for Embedded Processors

... the power consumed in an embedded ...dissipated power on these lines by reducing the voltage swing [6] or recovering the injected energy with adiabatic circuit techniques ...

7

Low Power Analysis of Double Tail Comparator for ADC by Using Hspice
A Murali, E Mahesh & N  Vijaya Babu

Low Power Analysis of Double Tail Comparator for ADC by Using Hspice A Murali, E Mahesh & N Vijaya Babu

... From the equations derived for the delay of the dou- ble-tail dynamic comparator, some important notes can be concluded.1) The voltage difference at the first stage outputs (ΔVfn/fp) at timet0has a profound effect on ...

10

Prediction of Ventricular Arrhythmia for ECG System Using FPGA

Prediction of Ventricular Arrhythmia for ECG System Using FPGA

... a low-power bio signal acquisition for body sensor ...a low power super-regenerative on-off keying transceiver, 3) electrocardiogram (ECG) classification using digital signal processor ...

8

2.4 GHz Class F Power Amplifier for Healthcare Application

2.4 GHz Class F Power Amplifier for Healthcare Application

... the scheduled requirements for the CMOS process, but it still has room to improve performance metrics. When the sensor is coupled with communications technologies such as mobile phones and the Internet, the sensor ...

5

Show all 10000 documents...

Related subjects