• No results found

phase/frequency detector circuit

Fast Lock-in Time Phase Locked Loop Frequency Synthesizer for Continuous-Time Sigma-Delta ADC

Fast Lock-in Time Phase Locked Loop Frequency Synthesizer for Continuous-Time Sigma-Delta ADC

... Abstract—A phase locked loop circuit that uses Phase Frequency Detector with NOR gates and divide-by-64 with pseudo-NMOS divide-by-2 frequency divider is proposed, designed and ...

5

Energy Efficient and High Speed Charge-Pump Phase Locked Loop

Energy Efficient and High Speed Charge-Pump Phase Locked Loop

... proposed phase/frequency detector uses a NOR gate to reset the flip flops in order to minimize the dead ...when circuit is at reset and signal on F1 at low state, transistors M1 and M2 are ...

7

Design of a Low-Power Low-Noise Phase Lock Loop

Design of a Low-Power Low-Noise Phase Lock Loop

... A phase lock loop is a closed-loop system that causes one system to track with ...a circuit synchronizing an output signal with a reference or input signal in frequency as well as ...High-performance ...

7

Novel Phase-frequency Detector based on Quantum-dot Cellular Automata Nanotechnology

Novel Phase-frequency Detector based on Quantum-dot Cellular Automata Nanotechnology

... area. Phase-locked loops (PLLs) and delay-locked loops (DLLs) are blocks that are commonly used in telecommunication ...the phase- frequency ...this circuit in QCA technology is of great ...

8

Optimization of VLSI Architecture for High Performance PLL

Optimization of VLSI Architecture for High Performance PLL

... “Phase Frequency Detector” (PFD) is a device to compare the phase of two input ...The phase locked loop error output is fed to a loop filter to combine the signal to smooth ...a ...

9

LOW POWER AND LOW JITTER PHASE FREQUENCY DETECTOR FOR PHASE LOCK LOOP

LOW POWER AND LOW JITTER PHASE FREQUENCY DETECTOR FOR PHASE LOCK LOOP

... Integrated phase-locked loops (PLL's) play the versatile roles in the applications of clock generator, time synchronization and clock ...typical Phase Lock Loop architecture is depicted [2]. It consists of ...

7

A Design of PLL with a Process-Immune Locking-in Monitor and Reduce Jitter

A Design of PLL with a Process-Immune Locking-in Monitor and Reduce Jitter

... The phase locked loop circuit according to claim 1, wherein said boost-up means comprises:bias means for biasing predetermined detecting voltage;input means for receiving the filtered signal;detecting means ...

5

High Frequency Phase Detector in Phase Locked Loop

High Frequency Phase Detector in Phase Locked Loop

... The circuit diagram of advanced PFD is as shown in below figure 5.1, it works similar to conventional PFDs but it has many advantages compared to conventional PFDs. This PFD is basically constructed with two GDI ...

13

Low cost all digital duty cycle corrector

Low cost all digital duty cycle corrector

... of phase detector this circuit continuously check the difference between input clock and output clock and it will maintain 50% duty cycle all over the ...operating frequency towards a lower ...

7

A Simple On Chip Automatic Tuning Circuit for Continuous Time Filter

A Simple On Chip Automatic Tuning Circuit for Continuous Time Filter

... ence frequency and STC output will be locked at 45° phase difference such that t'/T = ...STC circuit is transferred to a square wave, as shown in Figure ...the phase difference of two square ...

6

Design, Analysis and Implementation of DLL Clock Generator

Design, Analysis and Implementation of DLL Clock Generator

... DLL circuit are consisting of Voltage Controlled Delay Line (VCDL), Modified Duty Cycle Corrector (MDCC), Phase Detector (PD), Charge Pump (CP), Low Pass Filter (LPF), and Frequency Multiplier ...

7

ARABIC NAMED ENTITY RECOGNITION IN CRIME DOCUMENTS

ARABIC NAMED ENTITY RECOGNITION IN CRIME DOCUMENTS

... pump phase-locked loop (CPPLL) circuit with mixed-signal ...the phase and frequency detector (PFD), charge pump circuit (CPC), and oscillator circuit design of the PLL ...

5

Design an All Digital PLL with Ripple Reduction Technique

Design an All Digital PLL with Ripple Reduction Technique

... Cancellation Circuit is well simulated and implemented on ...cancellation circuit consists of PD, loop filter and DCO and one not gate. Phase detector used is Ex-or ...Increment/Decrement ...

5

Optimum Design of Modified Schiffman Multi-Section Wide Band Differential Phase Shifter with Impedance Matching

Optimum Design of Modified Schiffman Multi-Section Wide Band Differential Phase Shifter with Impedance Matching

... devise phase shifters with wide bandwidths around a center ...microstrip circuit configuration for phase shifters, with relatively flat bandwidth, where the lengths of strips were equal to λ/2 at the ...

16

Identification of Phase Sequence of 3 Phase AC Source

Identification of Phase Sequence of 3 Phase AC Source

... This block can provide the basic function of a Zero Crossing Detector (Z.C.D.) when used in two input mode. By default, the Relational Operator block compares two inputs using the Relational operator parameter ...

6

Modeling and Simulation of Frequency Converter Used In Speed Control of Asynchronous Motor

Modeling and Simulation of Frequency Converter Used In Speed Control of Asynchronous Motor

... of frequency converter used for speed control of asynchronous motor through digital approach which has high reliability and energy conservation by using MATLAB/ ...The Frequency Converter is mainly used as ...

6

Vol 6, No 6 (2018)

Vol 6, No 6 (2018)

... circle circuit which the assurance in the stage finder and carefully controlled oscillator facilitates definitely the entryway ...increasing circuit was composed and manufactured by Olsson and Nilsson ...

7

A Radiation Hardened by Design Technique for Dpll Using 45nm-Soi Technologyd

A Radiation Hardened by Design Technique for Dpll Using 45nm-Soi Technologyd

... For analysis of radiation hardened by designed PLL here we are using HSPICE tool using PTM model card of 45nm-SOI (FinFET) technology. In the modern era to achieve high gain with low power consumption device downscaling ...

8

Design, Fabrication and Analysis of a 1.1 ghz Phase-Locked Loop Frequency Synthesizer for Wireless Communication Systems

Design, Fabrication and Analysis of a 1.1 ghz Phase-Locked Loop Frequency Synthesizer for Wireless Communication Systems

... tank circuit to provide a voltage variable capacitance for the input of the ...tank circuit has direct impact on the resulting PN of the oscillator ...operating frequency of the VCO is up to ...

5

Network Wireless Smoke Detector By Using RF

Network Wireless Smoke Detector By Using RF

... smoke detector using ...smoke detector using RF that had been done before, problems statement of the project, the scope and the methodology of the ...

24

Show all 10000 documents...

Related subjects