single bit
Enhanced Single Bit DNA Squeezer (ESBDNAS)
... 2 bit based methods comprises of a pre- processing stage, in which the bases are assigned 2 bits each such as, A=00, T=01, G=10, C=11 and then the coding stage follows which may be new techniques or enhanced ...
7
STF Optimierung von single-bit CT Modulatoren basierend auf skalierten Filterkoeffizienten
... Zusammenfassung. Die vorliegende Arbeit beschäftigt sich mit dem Signalübertragungsverhalten von single-bit continuous-time (CT) 61 Modulatoren. Dabei liegt der Fo- kus der Untersuchung auf dem Peaking der ...
5
FPGA Implementation of Single Bit Error Correction using CRC
... if single bit error is present in data bits which is indicated by the above equations not being satisfied then 0’s are input into the syndrome calculator circuit and after each 0 input the vector syndrome ...
5
A Multiplierless DC-Blocker for Single-Bit Sigma-Delta Modulated Signals
... The single-bit imple- mentation produces relatively higher performance and lower hardware ...erent single-bit structures ...the single-bit domain has been suffering from two ...
7
An Approach to Detect and Correct Single Bit Data Error Using Reed_Muller Matrix
... [2].For bit error correction, the Reed-Muller code is one of the efficient algorithms, on the other hand, its high-computation prerequisite innate in the decoding process interdict its use in handy applications ...
5
A design of sram structure for low power using heterojunction cmos with single bit line
... the Bit Lines ...the single bit line ...of single bit line approach and the results compared with conventional method simulated using tanner ...
6
Single Bit DNA Squeezer (SBDNAS) : An Enhancement of BDNAS Algorithm
... (Single Bit DNA Squeezer) Algorithm: An optimal algorithm Single Bit DNA Squeezer SBDNAS is proposed to enhance the BDNAS technique by using it as the pre-processing Phase and then compresses ...
5
A SINGLE BIT ERROR DETECTION AND CORRECTION BASED ON THEMRC AND THE MP TECHNIQUES IN RRNS ARCHITECTURE
... information bit is important to any ...of single bit errors by Szabo and Tanaka [4] allowed for scaling by a product moduli from the RNS based ...
5
A 20 W 95dB DR Single-Bit Delta-Sigma Modulator for Portable Measurement Applications
... Fig.1. Single-loop topology is preferable for low voltage low power applications because it is more in- sensitive to analog circuit non-idealities, such as OTA DC gain, switch on-resistance and so on ...though ...
6
A Fast Method for Error Correction Codes of Single Bit with Rapid Decoding For A Subset Of Critical Bits.
... a single check bit (irrespective of the size of input ...check bit is defined so that the total number of 1s in the code word is always even; for an odd code, this total is ...a single ...
5
An Improved Architecture for Multiple-Order Single-Bit Quantizer Based Over-Sampled Delta-Sigma Modulators
... Multiple-Order, Single-bit Quantizer based Over-Sampled Delta-Sigma Modulator (DSM) is ...of single-order architecture but includes an added feedback path circuit to establish multiple- order ...
5
Quantifying the impact of single bit flips on floating point arithmetic
... Contributions: This work calls into question an assumption that the field of computational science has taken for granted for quite some time, namely the assumption that computer arithmetic is reliable. As systems ...
13
Performance Analysis of 6Transistor Single bit Adder Element
... diagram, single bit adder element is implemented with a total of six transistors, in which they contain three sections of MUX ...of single bit adder element uses both true and complementary ...
5
From Single-Bit to Multi-Bit Public-Key Encryption via Non-Malleable Codes
... One natural approach towards developing public-key encryption schemes based on weak and credi- ble assumptions is to build “stronger” or more general schemes generically from “weaker” or less general ones. While the ...
37
Laser-induced Single-bit Faults in Flash Memory: Instructions Corruption on a 32-bit Microcontroller
... these techniques, fault injection consists in disturbing the operating con- ditions of a device, while a secure computation takes place, in order to retrieve secret information or be granted unauthorised privileges. ...
22
Third-order Single-bit Sigma Delta modulator structure for an RF reception chain for a LTE network
... The low-frequency intermediate receiver architecture is based on the same principle of the homodyne receiver, the transposition of RF signal in the baseband, to a non-zero but fairly low intermediate frequency. This ...
5
Optimization of speed and power by using 14T sram single bit cell
... feedback of the dual node, the dual interlocked storage cell (DICE) can fully immune against single-event transient (SET) occurring on any of its single nodes. However, the very minimum ability of SEMNUs ...
12
Design of Low Power 9t Sram Using Single Bit Line
... twofold piece line 9T SRAM regarding specific execution parameters. The cell shows a decent soundness in read and structures assignments. The SNM is nearly the equal for both single and twofold piece line cells. A ...
8
Interactive Game Design with Alice Bit by Bit: Advancing Cyber Security
... 4. Each game must have no less than 3 levels, each addressing a particular aspect of the team’s chosen cyber theme. A level change must include a background change, a minimum of 5 prop[r] ...
8
MMA8453Q, 3-axis, 10-bit/8-bit digital accelerometer
... EA bit (0x16 bit 7) indicates a freefall event after the debounce counter is ...EA bit is set, and DBCNTM = 0, the EA bit can get cleared only after the delay specified by ...EA bit is ...
53