• No results found

core-based SOC design

Design and implementation of IP Core Based Architecture of Telecommand  System on chip (SoC) on FPGA

Design and implementation of IP Core Based Architecture of Telecommand System on chip (SoC) on FPGA

... system-on-chip design, wherein predesigned blocks called Intellectual Property(IP) blocks, IP cores or virtual components are obtained from internal sources or third parties and combined into a single ...

5

Design and Implementation of Embedded Audio System based on Zynq SOC

Design and Implementation of Embedded Audio System based on Zynq SOC

... one core will process the operation while the second core is in standby ...each core is operated by individual operating system it comes under asymmetric ...

5

Perception SoC Based on an Ultrasonic Array of Sensors: Efficient DSP Core Implementation and Subsequent Experimental Results

Perception SoC Based on an Ultrasonic Array of Sensors: Efficient DSP Core Implementation and Subsequent Experimental Results

... implemented design, a phantom fetus image was generated by the Field-II ultrasound simulation software program [31, ...DSP core prototype via the AMBA ...

11

Mapping of a DAB Radio Decoder to Homogeneous Multi Core SoC : a case study to evaluate a NLP based mapping flow

Mapping of a DAB Radio Decoder to Homogeneous Multi Core SoC : a case study to evaluate a NLP based mapping flow

... from design choices, is hard to avoid. Most of the possible design choices to avoid dependencies result in a quality trade-off where dependencies are removed by sacrificing quality proper- ties like: ...

85

On line Estimation of Power Battery SOC Based on FPGA

On line Estimation of Power Battery SOC Based on FPGA

... the SOC of the battery ...soft core, and NIOS II can freely configure the system clock, timer, debugging interface, internal bus, memory, I/O port and so ...the design of battery monitoring system ...

8

A method for estimating the 3D rendering performance of the SoC in the early design stage

A method for estimating the 3D rendering performance of the SoC in the early design stage

... is based on OpenGL ES 2.0. We have implemented a SoC which integrates with a mobile GPU, and the IP (Intellectual Property) core and the corresponding test suites are provided by the ...suits ...

7

SYSTEM-ON-A-CHIP (SOC)-BASED HARDWARE ACCELERATION FOR HUMAN ACTION RECOGNITION WITH CORE COMPONENTS

SYSTEM-ON-A-CHIP (SOC)-BASED HARDWARE ACCELERATION FOR HUMAN ACTION RECOGNITION WITH CORE COMPONENTS

... with ADI ADSP-BF60x [7] and TI DaVinci [11]. In these platforms, the high-level analytics are executed and controlled by a processor, while the computations for the machine vision algorithms are performed by ...

187

Design and implementation of a gas 
		identification system on Zynq soc platform

Design and implementation of a gas identification system on Zynq soc platform

... Platforms based on the Zynq system-on-chip (SoC) are being used in various applications, mainly for image and signal ...Zynq SoC in (Han and Oruklu, ...A9 based PS and compared with an ...

7

Design and Implementation of SOC in NIOS II Soft Core Processor for Secured Wireless Communication

Design and Implementation of SOC in NIOS II Soft Core Processor for Secured Wireless Communication

... In the modern world, the information that could benefit the individual / a group also can be used against such individual or group. Encryption is the technique of converting a plaintext (original data packet) into cipher ...

5

Programmable Logic IP Cores in SoC Design: Opportunities and Challenges

Programmable Logic IP Cores in SoC Design: Opportunities and Challenges

... building SoC design is making them testable. Although, standard design- for-testability techniques can be used on each core individually, it is unclear how to combine the various test ...

5

Verilog design of a 256-bit AES crypto processor core

Verilog design of a 256-bit AES crypto processor core

... In order to make this research successful and complete within a limited time frame, a proper planning is essential and all working procedures should be identified clearly. This research involves mostly efforts on ...

24

Design Window Analysis for the Helical DEMO Reactor FFHR-d1

Design Window Analysis for the Helical DEMO Reactor FFHR-d1

... conceptual design activity for an LHD-type he- lical reactor FFHR (Force Free Helical Reactor) has ad- vanced since the mid-1990s ...latest design, FFHR- 2m2 [3], proposed a commercially attractive reactor ...

5

GameFlow Heuristics for Designing and Evaluating Real-Time Strategy Games

GameFlow Heuristics for Designing and Evaluating Real-Time Strategy Games

... In order to validate and further extend the findings of the original paper [21], in terms of the manifestation of the GameFlow criteria in RTS games, and to develop a set of heuristics for designing and evaluating RTS ...

10

Using System-on-a-Programmable-Chip Technology to Design Embedded Systems

Using System-on-a-Programmable-Chip Technology to Design Embedded Systems

... processor core (in dedicated silicon) in addition to the FPGA’s normal programmable logic ...processor core embedded in its APEX 20KE family of FPGAs that is marketed as an Excalibur™ ...processor ...

11

Research on SOC Prediction of Lithium Battery Based on Whale and Genetic Algorithm Optimized Elman Neural Network

Research on SOC Prediction of Lithium Battery Based on Whale and Genetic Algorithm Optimized Elman Neural Network

... Abstract. Accurate estimation of the state of charge (SOC) of lithium batteries is the research hotspot. As a dynamic recurrent neural network, Elman neural network has a simple structure and can adapt to ...

5

SOC based Self Healing Architecture for Data Security

SOC based Self Healing Architecture for Data Security

... A multi-agent system (MAS) is a system composed of multiple interacting intelligent agents, each of which is an independent problem solving agent, come together to form some coherent whole on a host that identifies ...

6

Design and Implementation of Sub Micron Level 10T Full Adder in ALU Using Cell Based and SOC Technology

Design and Implementation of Sub Micron Level 10T Full Adder in ALU Using Cell Based and SOC Technology

... Adders are heart of computational circuits and many complex arithmetic circuits are based on addition and it is often one of the speed limiting elements [1]. Hence optimization of the adder both in terms of speed ...

6

BSc (Hons) COMPUTER GAMES SOFTWARE DEVELOPMENT (July 2010) 3. UCAS Code 3 Year G450 short form BSC/CGD

BSc (Hons) COMPUTER GAMES SOFTWARE DEVELOPMENT (July 2010) 3. UCAS Code 3 Year G450 short form BSC/CGD

... i. Use appropriate theory, practice and tools, for the specification, design, and implementation of computer-based games. Use core analytical techniques and design tools. Work as par[r] ...

6

Design Of SoC Using 64 Bit RISC Processor For Packaging Industry

Design Of SoC Using 64 Bit RISC Processor For Packaging Industry

... So this introduces a kind of designer’s dilemma that while modern System-On-Chip offers the best connectivity/interfaces, cache and power requirements, at the same time cannot handle real-time events/processing within ...

6

Design Considerations of High Voltage and High Frequency 3 Phase Transformer for Solid State Transformer Application

Design Considerations of High Voltage and High Frequency 3 Phase Transformer for Solid State Transformer Application

... windings design, lesser number of turns led to lower leakage inductance value which an external inductor is ...high core loss and core loss has played an important role in the high frequency ...

81

Show all 10000 documents...

Related subjects