floating-point arithmetic units
Design of logarithm based floating point multiplication and division on FPGA
7
Simulation of Two-Dimensional Supersonic Flows on Emulated-Digital CNN-UM
11
Lightweight Floating Point Arithmetic: Case Study of Inverse Discrete Cosine Transform
14
Trans-Floating-Point Arithmetic Removes Nine Quadrillion Redundancies From 64-bit IEEE 754 Floating-Point Arithmetic
6
Optimised Delay and Area Efficient Floating Point Arithmetic Unit
7
Quantifying the impact of single bit flips on floating point arithmetic
13
Improved architecture for floating-point four-term dot product unit
7
Design and Implementation of IEEE 754 Addition and Subtraction for Floating Point Arithmetic Logic Unit
7
IMPLEMENTATION OF HIGH SPEED DOUBLE PRECISION FLOATING POINT UNIT ON FPGA USING VHDL
9
Design and Analysis of High Performance Floating Point Arithmetic Unit
5
Realization of Building Blocks of Floating Point Butterfly Architecture
6
A Novel Hardware Efficient Reconfigurable 32-Bit Arithmetic Unit for Binary, BCD and Floating Point Operands
16
Improved Architecture for Floating Point Addition
8
Fpga implementation of Floating-Point Arithmetic
7
What Every Computer Scientist Should Know About Floating-Point Arithmetic
44
HR 04027 Cray Y MP EL Functional Description Aug92 pdf
138
G26 5595 0 Automatic Floating Point Operations Sep61 pdf
15
Optimal controller and filter realizations using finite precision, floating point arithmetic
9
Symbolic round-off error between floating-point and fixed-point
10
A Note on the Perturbation of arithmetic expressions Shawki A.M. Abbas
8