high performance VLSI architecture
High Performance VLSI Architecture of NII Metric Compression Turbo Decoding Architecture
... [5] L. Li, R. G. Maunder, B. M. Al-Hashimi, and L. Hanzo, “A lowcomplexity turbo decoder architecture for energy-efficient wireless sensor networks,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vo1. ...
6
A High Performance VLSI Architecture for Threshold Implementations Illustrated on AES K Anusha, M Suman Kumar, B Kedarnath & Dr S Sreenatha Reddy
... We discuss three different versions of TIs of AES. We show that it is possible to achieve first-order DPA resistance with non-uniform shared functions ifre- masking is applied properly. In the case of AES, our ...
9
High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation
... paper, high-performance VLSI architecture forluma interpolation in HEVC is proposed and it is implemented with ...proposed architecture can be reused for halfpixel interpolation and ...
5
Optimization of VLSI Architecture for High Performance PLL
... at high frequencies. The phase locked loop is designed using VLSI technology, which in turn offers high speed performance at low ...circuit architecture and ...
9
A High-Secure Vlsi Architecture For Advanced Encryption Standard (Aes) Algorithm
... a high-performance, high throughput, and area efficient architecture for the VLSI implementation of the AES ...iterative architecture and 1:83Gbps for pipelining ...
5
A High-Throughput VLSI Architecture for SC-FDMA MIMO Detectors
... can, however, only be achieved by means iterative MIMO decoding relying on soft-input soft-output (SISO) data detection. This paper describes the first ASIC implementation of a SISO detector for iterative MIMO decoding. ...
6
High-Speed Parallel Vlsi Architecture For Golay Decoder Algorithm
... area-efficient high-speed VLSI architectures must be ...the high quality compressed music signal of the DAB ...for high speed data ...parallel VLSI architectures and the computer ...
6
High Speed and Low Power VLSI Architecture for Inexact Speculative Adder
... Neuromorphic VLSI Systems,” IEEE/ACM International Conference on Computer- Aided Design (ICCAD), ...with High Performance and Accuracy Control, ”IEEE International Symposium on Circuits and Systems ...
6
High Speed VLSI Architecture of Wallace Tree Multiplier Utilised in FIR Filter
... Digital filters are used extensively in all areas of electronic industry. This is because digital filters have the potential to attain much better signal to noise ratios than analog filters and at each intermediate stage ...
6
AN EFFICIENT HIGH SPEED VLSI ARCHITECTURE BASED 16-POINT ADAPTIVE SPLIT RADIX-2 FFT ARCHITECTURE
... Today’s electronic systems mostly run on batteries thus making the designs to be hardware efficient and power efficient. Application areas such as digital signal processing, communications, etc. employ digital systems ...
7
VLSI Architecture for Montgomery Modular Multiplication
... simple VLSI architecture for Montgomery multiplication algorithm such that the less architecture and high-performance Montgomery modular multiplier can be analyzed by comparative study ...
6
A VLSI architecture for neural network chips
... specialised VLSI (very large scale integration) neuro-chips, dedicated to a specific neural network ...via high performance application-specific ...required performance to accomplish the ...
214
VHDL Implementation of Logic BIST (Built In Self Test) Architecture for Multiplier Circuit for High Test Coverage in VLSI Chips
... significant performance/cost advantages in VLSI ...the high device counts and limited input/output access that characterize VLSI circuits, conventional testing approaches are often ineffective ...
7
Low Cost And High Performance Of Vlsi Architecture For Reconfigurable Montgomery Modular Multiplication
... CCSA architecture which can perform one three-input carry-save addition or two serial two-input carry- save additions is proposed to substitute for the one-level CSA architecture in ...CSA ...
13
An Efficient VLSI Architecture for 3D DWT using Lifting Scheme
... techniques in image processing. The modern real time applications related to image processing demands high performance discrete wavelet transform (DWT). Existing techniques like DCT require more complex ...
6
An Improved High Secure Communication Using Aes With S.R And M.C
... a high throughput, high performance and area efficient architecture of VLSI for Rijndeal algorithm is proposed which is suitable for low cost silicon ...For high throughput in ...
5
A VLSI Architecture for Concurrent Data Structures
... In contrast to sequential computers and shared-memory concurrent computers which operate by sending messages between processors and memories, a message-passing con~ current computer oper[r] ...
226
A VLSI Array Architecture for Hough Transform
... array architecture for straight line Hough Transform (HT) is proposed using a scaling free modified CORDIC (Co-Ordinate Rotation Digital Computer) unit as a basic Processing Element ...The architecture is ...
31
View pdf
... The COordinate Rotate DIgital Computer (CORDIC) algorithm is a well known versatile approach and it is widely applied in today’s SoCs but it is not restricted to digital communications. U Vishnoi et al., (2012) ...
9
High throughput VLSI architecture for Blackman windowing in real time spectral analysis
... fast architecture for Blackman windowing function to fit with the advanced FFT ...proposed architecture in the next section, Blackman windowing function has been highlighted here ...
6