high speed gate operation
Design a Redundant Adaptive Multiplier for High Speed Applications
... the operation is performed in the first layer is ...internal operation of 2 x 2 redundant adaptive multiplier it consists of three layers and three ...AND gate and the result is goes ...OR ...
5
An Efficient Error Tolerant Adder Using Gate Diffusion Technique with Low power-high Speed
... fundamental operation in most signal processing ...the speed and area of the adders is a major design ...and speed are usually conflicting constraints so that improving speed results mostly in ...
11
High Speed All-Optical Logic Gate Using QD-SOA and its Application
... enhance operation speed of all-optical logic gates, besides using QD-SOA, the other method involves in the use of two-photon absorption (TPA) effect which is an ultrafast nonlinear process of ...a ...
25
A magnetically isolated gate driver for high-speed voltage sharing in series-connected MOSFETs
... the gate of the device above it, and thus the devices switch sequentially [1, 8, ...the gate of the lowest device in the stack, greatly reducing gate driver ...the gate drive isolation may ...
10
Dadda Algorithm based Lowpower High Speed Multiplier using 4T XOR Gate
... dissipation speed, the area is major ...multiplication operation is performed in two main ...include high-speed, low power consumption technique is the best method for these ...
6
High Speed Sharing Logic BIST Environment Creation for Testing Operation
... AND gate is used for ensuring that a 0 appears more often than a 1 on this primary ...OR gate is used for the primary input if the value 1 synchronizes fewer state variables, and it is thus the preferr ed ...
6
High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex Family
... very high due to rapid switching of internal ...the operation is ...A gate is considered to be reversible only if for each and every input there is a unique output ...logic gate is an n ...
6
VLSI Architecture for Kogge- stone High Speed Addition Technique using XOR Gate
... processor’s speed mostly depends on adder design ...the high speed processing of the data transfer area must be less of the passive and active ...or gate delay of a gate is basically ...
7
High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex Family
... very high due to rapid switching of internal ...the operation is ...A gate is considered to be reversible only if for each and every input there is a unique output ...logic gate is an n ...
5
Design of High Speed Binary to Gray Code Converter Using A Novel Two Transistor XOR Gate
... Different types of XOR[2] gates that have been realized over the years. The code converters [13],[16] are more complex and power consuming circuits in digital design. To reduce the power dissipation several code ...
6
Low power and high speed Carry Save Adder using Modified Gate Diffusion Input technique
... CSA operation are used to transform an arbitrary number of operands in the addition process two adding operands, of operands in the addition process to produce two adding operands, after which the adders at the ...
7
Design Of High Speed Gray To Binary Code Converter Using A Novel Two Transistor XOR Gate
... The main advantage of the TG logic is complex logic functions are implemented by using small number of transistors. Another advantage is logic level swing can be reduced by using PTL.The combination of NMOS PT with CMOS ...
5
Design of Low Power and High Speed Full Adder Cell Using New 3TXNOR Gate
... consumption, speed and size, but at the cost of weak driving capability and reduced voltage ...The speed of operation of a circuit is indirectly found with the help of delay time calculation which ...
6
Automatic Railway Gate Controller with High Speed Alerting System
... ABSTRACT: The aim of the paper is to avoid the railway accidents happening at unattended railway gates by using ATMEGA_16 microcontroller, if implemented in spirit. The model of railway track controller is designed by ...
5
High Speed 4bit/8bit QSD Adder With Reversible Logic Gate
... The proposed QSD adder with Reversible logic gate is better than other binary adders in terms of low delay addition. Efficient design for adder block to perform addition or multiplication will increase ...
6
Design And Construction of Automated Barrier For Car Park Gates
... A gate operator can be described as any mechanical device employed to control access ...a gate, such as one at the entrance of a car park or end of driveways ...electric gate openers are designed for ...
5
1. NON CONTACT DIGITAL TACHOMETER USING AVR MICROCONTROLLER 2. CELSIUS SCALE THERMOMETER USING Atmega BLACK BOX SECURITY SYSTEM FOR CAR USING
... 18. AUTO RAILWAY LEVEL CROSSING GATE OPERATION USING IR SENSOR -- 19. CONTACTLESS WATER LEVEL CONTROLLER USING ULTRASONIC SENSOR – 20. INDUSTRIAL TEMPRATURE CONTROLLER WITH USER DEFINED SETTING – 21. ...
5
Design of Low Power MAC Using Modified Booth Recoder
... In this paper, a new design method is proposed for multiplier, multiple adders and fused MAC (Multiply and Accumulate) designs. The fast multiplication process consists of three steps: partial product generation, partial ...
7
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
... The 74HC/HCT367 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no[r] ...
8
BRAKING OF HIGH-SPEED PASSENGER TRAINS WITH REGARD TO THE OPERATION OF AN ELECTROMAGNETIC RAIL BRAKE
... сти тормозного пути от скорости движения при оборудовании экипажей колодочными или дисковыми тор-.. мозами, а также в случае применения дополнительно к имеющимся тормозным сред[r] ...
5