• No results found

Shift Registers

Comparative Analysis of Pulsed Latch and Flip-Flop based Shift Registers for High-Performance and Low-Power Systems

Comparative Analysis of Pulsed Latch and Flip-Flop based Shift Registers for High-Performance and Low-Power Systems

... performs shift operations with five non-overlap delayed pulsed clock signals (CLK _pulse<1:4> and CLK ...sub shift register #1, four latches store 4-bit data (Q1-Q4) and the last latch stores 1-bit ...

6

Performance Analysis of MOSFET and CNTFET Using Fault Tolerant Reversible Logic Shift Registers

Performance Analysis of MOSFET and CNTFET Using Fault Tolerant Reversible Logic Shift Registers

... the shift register which shares the same clock, the output of each flip-flop is given as the "data" input to the next flip-flop due to which bit shifting take ...A shift register may be ...

7

Low Power and High Performance Shift Registers Using Pulsed Latch Technique

Low Power and High Performance Shift Registers Using Pulsed Latch Technique

... various shift registers without increasing any power ...proposed shift registers have been designed in 180 nm CMOS technology and their functionality have been verified using Cadence ...

5

Design And Analysis Of Low Power Single Edge Triggered D Flip Flop Based Shift Registers

Design And Analysis Of Low Power Single Edge Triggered D Flip Flop Based Shift Registers

... various shift registers(SISO, SIPO, PISO and PIPO) Low power flip-flops are crucial for the design of low-power digital ...the shift registers are designed with various frequencies and their ...

5

Filtering Nonlinear Feedback Shift Registers using Welch-Gong Transformations for Securing RFID Applications

Filtering Nonlinear Feedback Shift Registers using Welch-Gong Transformations for Securing RFID Applications

... feedback shift register using Welch- Gong (WG) transformations (filtering WG-NLFSR) and propose an instance of this family for EPC C1 Gen2 RFID ...feedback shift registers using Welch-Gong (WG) ...

11

Design of Power & Area optimized 6T Latch for Shift Registers Using Pulsed Latches

Design of Power & Area optimized 6T Latch for Shift Registers Using Pulsed Latches

... for shift registers using pulsed ...The shift register uses a small number of the pulsed clock signals by grouping the latches to several sub shifter registers and using additional temporary ...

7

Stability   and  Linearization  of  Multi-valued  Nonlinear  Feedback  Shift  Registers

Stability and Linearization of Multi-valued Nonlinear Feedback Shift Registers

... It is known that nonlinear feedback shift registers (NFSRs) are the main build- ing blocks in many fields. For example, the eSTREAM Stream Cipher Project hardware finalists, Grain [1], Mickey [2] and ...

13

Design of Efficient Shift Registers Using Pulsed Latches
Shaik Reshma, L Nageswara Rao & M Basha

Design of Efficient Shift Registers Using Pulsed Latches Shaik Reshma, L Nageswara Rao & M Basha

... N-bit shift register is made out of arrangement associated N information ...shifter registers and utilizing extra impermanent stockpiling locks. Shift registers can have both parallel and ...

6

Delay Efficient Kogge Stone Approach for Implementing Shift Registers By Using Pulsed Latches

Delay Efficient Kogge Stone Approach for Implementing Shift Registers By Using Pulsed Latches

... sub shift registers due to pulse ...sub registers in different intervals, but pulse skew is same for those who arrive at same sub register in same ...sub shift registers does not cause ...

6

Fredkin Gates Based Testable Reversible Shift Registers

Fredkin Gates Based Testable Reversible Shift Registers

... OF SHIFT REGISTERS A skim check in is a way plan of turn-flops, having a comparable clock, wherein the yield of every flip-flop is hooked up with the statistics energy of brain of the going with flip-flop ...

10

Design and Analysis of High Performance Double Edge Triggered D-Flip Flop based Shift Registers

Design and Analysis of High Performance Double Edge Triggered D-Flip Flop based Shift Registers

... The performance of the SISO, SIPO, PISO and PIPO shift registers are evaluated by considering the average power, delay and power delay product (PDP) for DETFF shown in figure 1. In general, a PDP-based ...

5

Linearization  of  Multi-valued  Nonlinear  Feedback  Shift  Registers

Linearization of Multi-valued Nonlinear Feedback Shift Registers

... Abstract: The Linearization of Nonlinear feedback shift registers (NFSRs) is to find their state transition matrices. In this paper, we investigate the linearization multi-valued NFSRs by considering it as ...

6

Design and Analysis of Parity Preserving Fault Tolerant Reversible Logic Shift Registers Using New 4*4 RR-Gate

Design and Analysis of Parity Preserving Fault Tolerant Reversible Logic Shift Registers Using New 4*4 RR-Gate

... D-Flipflop, Shift registers using the RR-Fault tolerant reversible gate and the comparison of the power, delay, power delay product is done for different ...

7

Generation  of   Nonlinear  Feedback  Shift  Registers  with  special-purpose  hardware

Generation of Nonlinear Feedback Shift Registers with special-purpose hardware

... feedback shift registers (NLFSR) are used to construct pseudorandom generators for stream ...feedback shift registers ...such registers with suitable ...

6

A  Group-theory  Method  to  The  Cycle  Structures  of  Feedback  Shift  Registers

A Group-theory Method to The Cycle Structures of Feedback Shift Registers

... In this paper, the conditions for two feedback shift registers (FSRs) with the same cycle structure are considered. We determine the cycle structures of PSRs and prove the unique- ness of the cycle ...

14

The  Adjacency  Graphs  of  Some  Feedback  Shift  Registers

The Adjacency Graphs of Some Feedback Shift Registers

... use univariate polynomials instead of linear Boolean functions. Some results about LFSRs can be found in [5]. It is well known that, an LFSR generates m-sequences if and only if its characteristic polynomial is primitive ...

18

SN54HC595, SN74HC595 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

SN54HC595, SN74HC595 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

... parallel-out shift register that feeds an 8-bit D-type storage ...the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and serial ...

9

De  Bruijn  Sequences  from  Symmetric  Shift  Registers

De Bruijn Sequences from Symmetric Shift Registers

... Constructing De Bruijn sequences by joining the cycles of a nonlinear feedback shift register (NFSR) is a challenging work, because many fundamental problems related to NFSRs are essentially unsolved until now. ...

13

Design And Implementation Of Dual Edge Triggered Shift Registers For IOT Applications

Design And Implementation Of Dual Edge Triggered Shift Registers For IOT Applications

... The power consumption is controlled by increasing of portable system and in very large-scale integration (VLSI) chips heat will be decreased. This has promoted major advantages low-power in ongoing years. The favorable ...

10

De  Bruijn  Sequences  from  Joining  Cycles  of  Nonlinear  Feedback  Shift  Registers

De Bruijn Sequences from Joining Cycles of Nonlinear Feedback Shift Registers

... De Bruijn sequences are a class of nonlinear recurring sequences that have wide appli- cations in cryptography and modern communication systems. One main method for con- structing them is to join the cycles of a feedback ...

31

Show all 1742 documents...

Related subjects